Efficient Hardware Algorithms for the FPGA

アクセス数 : 787
ダウンロード数 : 466

今月のアクセス数 : 0
今月のダウンロード数 : 1
File
k7123_3.pdf 12.2 MB 種類 : fulltext
File
k7123_1.pdf 1.3 MB 種類 : abstract
File
k7123_2.pdf 156 KB 種類 : abstract
Title ( eng )
Efficient Hardware Algorithms for the FPGA
Title ( jpn )
FPGA向けの効率的なハードウエアアルゴリズム
Creator
Zhou Xin
NDC
Electrical engineering [ 540 ]
Language
eng
Resource Type doctoral thesis
Publish Type Not Applicable (or Unknown)
Access Rights open access
Source Identifier
・Xin Zhou, Norihiro Tomagou, Yasuaki Ito and Koji Nakano; Implementations of the Hough Transform on the Embedded Multicore Processors; International Journal of Networking and Computing, 4(1), 174-188, 2014. references
・Xin Zhou, Koji Nakano and Yasuaki Ito; Efficient Implementation of FDFM Approach for Euclidean Algorithms on the FPGA; International Journal of Networking and Computing, 6(2) 420-435, 2016. references
・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the Hough Transform using DSP slices and block RAMs on the FPGA; Proc. of the IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC), 85-90, September 2013. (doi: 10.1109/MCSoC.2013.29) references
・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the Gradient-based Hough Transform using DSP slices and block RAMs on the FPGA; Proc. of International Parallel and Distributed Processing Symposium Workshops, 762-770, May 2014. references
・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the One-Dimensional Hough Transform Algorithm for Circle Detection on the FPGA; Proc. of International Symposium on Computing and Networking, 447-452, December 2014. (doi: 10.1109/CANDAR.2014.32) references
・Xin Zhou, Koji Nakano and Yasuaki Ito; Parallel FDFM Approach for Computing GCDs Using the FPGA; Proc. of International Conference on Parallel Processing and Applied Mathematics (PPAM 2015, LNCS 9573), 238-247, September 2015. (doi: 10.1007/978-3-319-32149-3_23) references
・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of LZW Decompression in the FPGA; Proc. of International Parallel and Distributed Processing Symposium Workshops, 599-607, May 2016. (doi: 10.1109/IPDPSW.2016.33) references
[DOI] http://doi.org/10.1109/MCSoC.2013.29 references
[DOI] http://doi.org/10.1109/CANDAR.2014.32 references
[DOI] http://doi.org/10.1007/978-3-319-32149-3_23 references
[DOI] http://doi.org/10.1109/IPDPSW.2016.33 references
Dissertation Number 甲第7123号
Degree Name
Date of Granted 2016-09-20
Degree Grantors
広島大学