Fabrication of Si single-electron transistors having double SiO2 barriers
Applied Physics Letters Volume 80 Issue 24
Page 4617-4619
published_at 2002-06-17
アクセス数 : 933 件
ダウンロード数 : 222 件
今月のアクセス数 : 5 件
今月のダウンロード数 : 3 件
この文献の参照には次のURLをご利用ください : https://ir.lib.hiroshima-u.ac.jp/00018590
| File | |
| Title ( eng ) |
Fabrication of Si single-electron transistors having double SiO2 barriers
|
| Creator |
Ito Yuhei
Hatano Tsuyoshi
|
| Source Title |
Applied Physics Letters
|
| Volume | 80 |
| Issue | 24 |
| Start Page | 4617 |
| End Page | 4619 |
| Abstract |
We fabricated Si single-electron transistors (SETs) having double SiO2 barriers and a polycrystalline Si (poly-Si) dot. The fabrication method of this device is completely compatible with the complementary metal–oxide–semiconductor technology, and the position of the poly-Si dot is self-aligned between the source and drain regions. The device exhibits drain current (Id) oscillation against gate voltage. From the dot size dependence of the electrical characteristics, the Id oscillation is considered to be due to the Coulomb blockade effect caused by poly-Si grains in the poly-Si dot. The self-alignment of the poly-Si dot in the fabrication process also means that the SET is promising for practical use.
|
| Language |
eng
|
| Resource Type | journal article |
| Publisher |
American Institute of Physics
|
| Date of Issued | 2002-06-17 |
| Rights |
Copyright (c) 2002 American Institute of Physics.
|
| Publish Type | Version of Record |
| Access Rights | open access |
| Source Identifier |
[ISSN] 0003-6951
[DOI] 10.1063/1.1485306
[NCID] AA00543431
[DOI] http://dx.doi.org/10.1063/1.1485306
|
