博士論文

Compact Modeling of Gallium-Nitride-based High Electron Mobility Transistor for High-Power Circuit Applications



溝口 健

広島大学大学院先端物質科学研究科

2017年3月

1. 主論文

Compact Modeling of Gallium-Nitride-based High Electron Mobility Transistor for High-Power Circuit Applications

(高電力用途における窒化ガリウム高電子移動度トランジスタのコンパクトモデル)

- 溝口 健
- 2. 公表論文
 - (1) Analysis of GaN High Electron Mobility Transistor Switching Characteristics for High-Power Applications with HiSIM-GaN Compact Model <u>Takeshi Mizoguchi</u>, Toshiyuki Naka, Yuta Tanimoto, Yasuhiro Okada, Wataru Saito, Mitiko Miura-Mattausch, and Hans Jürgen Mattausch Japanese Journal of Applied Physics, Vol. 55, 04EG03-1-5, (2016).

(2) Modeling of Field-Plate Effect on Gallium-Nitride-based High Electron Mobility Transistors for High-Power Applications <u>Takeshi Mizoguchi</u>, Toshiyuki Naka, Yuta Tanimoto, Yasuhiro Okada, Wataru Saito, Mitiko Miura-Mattausch, and Hans Jürgen Mattausch The Institute of Electronics, Information and Communication Engineers Transactions on Electronics, Vol. E100-C, No. 3, pp. 321-328, (2017).

- 3. 参考論文
 - Compact Modeling of GaN-MISFET for Power Applications <u>Takeshi Mizoguchi</u>, Takeshi Naito, Yusuke Kawaguchi, and Wataru Saito Proceedings of Simulation of Semiconductor Processes and Devices (SISPAD) Workshop on Compact Modeling, pp74-77, (2014).
 - (2) Compact Modeling of GaN HEMT Based on Device-Internal Potential Distribution

Yasuhiro Okada, Yuta Tanimoto, <u>Takeshi Mizoguchi</u>, Hiroshi Zenitani, Hideyuki Kikuchihara, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch

Proceedings of Simulation of Semiconductor Processes and Devices (SISPAD), pp305-308, (2015).

- (3) Analysis of GaN-HEMT Switching Characteristics for High-Power Applications <u>Takeshi Mizoguchi</u>, Toshiyuki Naka, Yuta Tanimoto, Yasuhiro Okada, Wataru Saito, Mitiko Miura-Mattausch, and Hans Jürgen Mattausch Proceedings of International Conference on Solid State Devices and Materials (SSDM), pp1066-1067, (2015).
- (4) Analysis of GaN-HEMTs Switching Characteristics for Power Applications with Compact Model Including Parasitic Contributions <u>Takeshi Mizoguchi</u>, Toshiyuki Naka, Yuta Tanimoto, Yasuhiro Okada, Wataru Saito, Mitiko Miura-Mattausch, and Hans Jürgen Mattausch Proceedings of International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp267-270, (2016).



Doctoral Dissertation

Compact Modeling of Gallium-Nitride-based High Electron Mobility Transistor for High-Power Circuit Applications



Takeshi Mizoguchi

Department of Semiconductor Electronics and Integration Science Graduate School of Advanced Sciences of Matter Hiroshima University

Supervisor: Professor Hans Jürgen Mattausch

March 2017

Preface

Power semiconductor devices composed of different materials have been developed for different inverter and converter circuit applications at different power supply voltages. Among them, Gallium-Nitride-based High-Electron-Mobility-Transistor (GaN-HEMT) is considered to be very attractive in the view of its applicability for both high power and high speed simultaneously. In fact, as the GaN material can realize lower power loss in certain application ranges because its on-resistance is lower than those of silicon-based materials, GaN-HEMTs have already been successfully utilized for blue light-emitting diode applications. GaN-HEMTs generate a high-density two-dimensional electron gas (2DEG) structure at the heterojunction interface between AlGaN and GaN layers. Owing to the wide bandgap together with the high electron mobility, it is expected that GaN-based power devices can realize lower on-resistance and higher breakdown voltage. This indicates that constructing eco-systems can be achieved by GaN-based power devices.

Circuit simulation is an important technology for the integrated circuit (IC) design and SPICE (Simulation Program with Integrated Circuit Emphasis) is used as an essential computer-aided design tool for the design purpose. It allows to simulate circuits prior to their fabrication and predict detailed circuit performance. A compact model mathematically represents the device characteristics under various bias conditions. The model parameters, along with the equations in the compact model, directly affect the final outcome of the terminal currents. To predict circuit performance, an accurate extraction and understanding the device model parameters is essential. The compact model is therefore also a powerful tool for the power electronics design. Although some previous models for GaN-based power devices

were proposed, the power efficiency prediction has not been well analyzed. In power-circuit design, the power efficiency is a particularly important concern for high-power applications. In order to accurately predict power efficiency for circuit optimization, compact models applied for circuit simulation must be sufficiently accurate. Not only accurate prediction of DC and AC characteristics, but also that of circuit performances, such as the conduction loss and the switching loss, is required.

The HiSIM (Hiroshima University STARC IGFET Model) compact model is the result of research work pioneering the application of the surface-potential modeling to MOSFETs fabricated with advanced technologies, which was carried out as a cooperation between Hiroshima University and the Semiconductor Technology Academic Research Center (STARC). This thesis presents a newly developed compact model for the GaN-HEMT device called "HiSIM-GaN". The developed model includes two specific features of the GaN-HEMT to reproduce the power efficiency accurately. One is the two-dimensional electron gas induced at the heterojunction, which is modeled by considering the potential distribution across the junction including the trap density contribution. The second feature is the field plate (FP), which is introduced to delocalize the electric-field peak that occurs at the electrode edge. It is demonstrated that measured DC/AC characteristics are well reproduced with the developed compact model HiSIM-GaN.

Furthermore, the capabilities of the developed model are demonstrated by reproduction of the measured power efficiency of a boost converter circuit, enabled through separate extraction of the parasitic FP contributions. In addition, physical trap-density modeling is verified to be also of key importance for accurate prediction of the power efficiency. It is concluded that extraction and modeling of FP effects, parasitic components and carrier-trapping effects in the GaN-HEMT device are essential for predicting the switching waveform and the power efficiency of GaN-HEMT circuits accurately.

Contents

1	Intr	roduction 1
	1.1	Backgrounds
	1.2	GaN-HEMT power device
		1.2.1 Current Collapse Phenomena
		1.2.2 Field-Plate Effects
		1.2.3 High Speed Switching
	1.3	Requirement of Compact Models
	1.4	Purposes
	1.5	Objectives
	1.6	Thesis Organization
2	Phy	vsics-based Compact Modeling 13
	2.1	Introduction
	2.2	Importance of Circuit Simulation
	2.3	Compact Model Concept
	2.4	Analytical MOSFET Modeling: The Surface-Potential-Based MOS-
		FET Model HiSIM
		2.4.1 Drain Current Formulation
		2.4.2 Evaluation of Charges
		2.4.3 Calculation of Surface Potential
		2.4.4 Mobility Model
	2.5	High Voltage MOSFET Modeling
		2.5.1 Resistance Model
		2.5.2 Capacitance Model
3	Mo	deling for DC Characteristics 25
	3.1	Introduction
	3.2	Model Formulation

	3.3	Model Evaluation and Discussion	32
		3.3.1 Drain Current Modeling and Extraction of the Trap Density	32
		3.3.2 Parameter Extraction Results	35
	3.4	Summary	38
4	Mo	deling of Field Plates	40
	4.1	Introduction	40
	4.2	Analysis of Field-Plate Capacitance using 2D Device Simulation	40
	4.3	Modeling of Field-Plate Effects	43
		4.3.1 Empirical Modeling of Field-Plate Capacitances	43
		4.3.2 Physics-based Modeling of Field-Plate Capacitances	46
	4.4	Comparison with Measurements and Discussions	52
	4.5	Summary	54
5	Ana	alysis of Circuit Performance	56
	5.1	Introduction	56
	5.2	Boost Converter Circuit	56
	5.3	Circuit Analysis and Discussion	59
		5.3.1 Contribution of Trap Density Effects	61
		5.3.2 Contribution of Field-Plate Effects	64
		5.3.3 Contribution of Parasitic Circuit Components	67
	5.4	Summary	69
6	Cor	clusions and Future works	71
A	Nor	mally-off Operation	74
В	Par	ameter Extraction Procedure	77
	B.1	Flowchart of Parameter Extraction	77
	B.2	Parameter Extraction for DC Characteristics	78
	B.3	Parameter Extraction for AC Characteristics	83
A	cknov	wledgments	86
Re	efere	nces	88
Li	st of	Publications	95

List of Figures

1.1	A classification of power electronics devices.	2
1.2	Cross-sectional schematic of the typical GaN-HEMT device. \hdots	3
1.3	The current collapse phenomena.	5
1.4	Effect of the current collapse on the $I_{\rm ds}$ - $V_{\rm ds}$ characteristic. The on-	
	resistance increases and the saturation current decreases for the high	
	voltage application.	5
1.5	Cross-sectional schematic of the effect of a field-plate for the GaN-	
	HEMT device	6
1.6	Comparison of measured C - V characteristics with the conventional	
	GaN-HEMT, Si-based IGBT, and Si-based SJ- MOSFET [16]	8
1.7	Current flow of the GaN-HEMT and the HV-MOSFET	9
1.8	(a) Examples of the power efficiency compared between the Si-based	
	device and GaN-based device [26] and (b) typical of the switching	
	waveforms of a high power electronics circuit.	10
1.9	Focusing points of this thesis.	10
2.1	Three dimensional illustration of the structure of an n -MOSFET	15
2.2	Universal mobility curve at low electric field	20
2.3	Cross-sectional schematics of (a) the typical Laterally-Diffused MOS	
	(LDMOS) device structure and (b) the typical High Voltage MOS	
	(HVMOS) with the respective structure parameters	21
2.4	Modeling concept of the drift region resistance.	22
2.5	Modeling current-flow in the overlap drift region	23
2.6	Calculated potential distribution along the channel and the drift	
	region of the LDMOS with the ${\rm HiSIM_HV}$ model (shown with sym-	
	bols) for two drift region doping concentrations 10^{17} cm ⁻³ and 10^{16} cm ⁻³ .	
	Lines are 2-dimensional device simulation results	24
3.1	Block diagram of a power electronics circuit.	25

3.2	(a) Cross-sectional schematic and (b) schematic of energy-band di-	
	agram of a simplified GaN-HEMT. $E_{\rm c}, E_{\rm v}$, and $E_{\rm fn}$ are the lower	
	conduction-band edge, the upper valence-band edge and the quasi-	
	Fermi level for electrons, respectively	26
3.3	Comparison of modeled potential distributions with 2D device sim-	
	ulation results.	28
3.4	Schematic of the trap density-of-states distribution, where $E_{\rm fn}$ is the	
	quasi-Fermi level for electrons. Two independent density-of-states	
	are depicted	31
3.5	Cross-sectional schematic of the studied GaN-HEMT structure with	
	dual-FP technique at the gate and the source electrodes	33
3.6	Comparison of measured and simulated $I_{\rm ds}$ - $V_{\rm gs}$ characteristics with	
	fixed $V_{\rm ds}$ of 0.1V with and without extracted trap density	35
3.7	$I_{\rm ds}$ - $V_{\rm gs}$ and $G_{\rm m}$ - $V_{\rm gs}$ characteristics at the room temperature with	
	fixed $V_{\rm ds}$ of 0.1V. Symbols are measurements and lines are simula-	
	tion results.	36
3.8	$I_{\rm ds}$ - $V_{\rm gs}$ and $G_{\rm m}$ - $V_{\rm gs}$ characteristics at the room temperature with	
	$V_{\rm ds}=0.5, 1, \text{ and } 10 \text{V}$. Symbols are measurements and lines are sim-	
	ulation results.	37
3.9	$I_{\rm ds}$ - $V_{\rm ds}$ characteristics at the room temperature from $V_{\rm gs}$ =-12 to 3	
	V. Symbols are measurements and lines are simulation results	38
4 1		
4.1	Sentaurus-1 CAD simulation result for the electron density in a cross	
	section of the fabricated GaN-HEMT with fixed gate-source volt-	
	age $(V_{gs} = -20V)$ and drain-source voltage $(V_{ds} = 0V)$. C_{int} , C_{gfp} , C_{sfp} ,	
	C_{extd} and W_{d} are the intrinsic gate capacitance, gate field-plate ca-	
	pacitance, source field-plate capacitance, extrinsic drain capacitance	4.1
4.0	and depletion layer width, respectively.	41
4.2	$C_{\rm iss}$ - $V_{\rm gs}$ characteristic at the room temperature with fixed $V_{\rm ds}$ of 0V	10
4.0	with the gate-FP and the source-FP simulated by TCAD.	42
4.3	$C_{\rm rss}$ - $V_{\rm ds}$ characteristic at the room temperature with fixed $V_{\rm gs}$ of	10
	-15V with the gate-FP and the source-FP simulated by TCAD	42
4.4	The relationship for the reverse transfer capacitance $C_{\rm rss}$ and the	
	depletion layer width W_d as a function of V_{ds} . L_{GFP} and L_{SFP} are	10
	the gate-FP length and the source-FP length, respectively	43

4.5	Capacitance modeling concept with gate and source FP effects. $C_{\rm int}$,	
	$C_{\rm gfp}$ and $C_{\rm sfp}$ are the intrinsic gate capacitance, the gate FP capac-	
	itance and the source FP capacitance, respectively.	44
4.6	Comparison of measured and simulated $C_{\rm iss}$ - $V_{\rm gs}$ characteristic at	
	room temperature with fixed $V_{\rm ds}$ of 0V	45
4.7	Comparison of the modeled $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ with measurements	
	at fixed $V_{\rm gs}$ of -15 V and room temperature. Symbols are measure-	
	ments and lines are simulation results.	47
4.8	Schematic diagram of the depletion extension and the surface po-	
	tential distribution in the 2DEG channel region.	48
4.9	Cross-sectional schematic of the GaN-HEMT with the dual-field-	
	plate (FP) (the gate field-plate and the source field-plate) technique.	50
4.10	HiSIM-GaN calculated input capacitance $C_{\rm iss}$ as a function of $V_{\rm gs}$	
	compared with TCAD device simulation	52
4.11	HiSIM-GaN calculated $C_{\rm iss}$, $C_{\rm oss}$ and $C_{\rm rss}$ as a function of $V_{\rm ds}$ com-	
	pared with TCAD device simulation.	53
4.12	Measured and simulated I_{ds} - V_{gs} characteristics at V_{ds} =0.1V (inset).	
	Comparison of modeled $C_{\rm iss}$ - $V_{\rm gs}$ with measurements at room tem-	
	perature and fixed $V_{\rm ds}$ of 0V. Symbols are measurements and lines	
	are HiSIM-GaN simulation results. The threshold voltage $(V_{\rm th})$ for	
	the studied GaN-HEMT is about -4.0V.	53
4.13	Comparison of the modeled $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ with measurements	
	at room temperature and fixed $V_{\rm gs}$ of -15V	54
۳ 1		
5.1	Circuit diagram of the simplified boost converter circuit	57
5.2	Example of the current flowing through the inductor in the simpli-	F 0
5.0	fied boost converter circuit as shown in Figs 5.1a and 5.1b	58
5.3	Studied circuit diagram of the GaN-HEMT-based boost converter	
	circuit. Measurement and simulation conditions are an input volt-	
	age of $V_{in}=50V$, a switching frequency of $F_{sw}=1MHz$, and a duty	60
F 4	ratio= 50% (see Table 5.1).	60 60
5.4	Picture of the measurement system for the switching characteristics.	60
5.5 5.6	Picture of the measured boost converter.	60
5.6	Comparison of the measured and the simulated turn-on switching	00
	waveforms of the studied boost converter circuit (see Fig. 5.3)	62

5.7	Measured and simulated power efficiency of the studied GaN-based	
	boost converter circuit (see Fig. 5.3) with a gate resistance of $R_{\rm g}{=}20$	
	Ω	63
5.8	Measured increase ratio of on-voltage as a function of $V_{\rm ds}$ for differ-	
	ent switching frequencies.	64
5.9	Contribution of field-plate effects upon the power efficiency in the	
	studied circuit shown in Fig. 5.3.	65
5.10	(a) Measured power efficiency of the studied GaN-based boost con-	
	Verter circuit (see Fig. 5.5) with a gate resistance R_g of 202, (b)	
	Comparison of measured and simulated power efficiency of the stud-	
	to the reference drift region length L_{drift} under high-load-current	
	condition with R_{load} of 660 Ω and low-load-current condition with	
	R_{load} of 1700 Ω .	66
5.11	Contribution of considered parasitic components upon the turn-on	
	switching characteristic. Gate resistance $R_g=110 \ \Omega$ and load resis-	
	tance $R_{\text{load}} = 1120 \ \Omega$ are applied.	68
5.12	Contribution of considered parasitic components upon the power	
	efficiency in the studied circuit.	69
A.1	Various normally-off structures of the GaN-HEMT.	74
A.2	Comparison of the simulated I_{ds} - V_{gs} characteristics at V_{ds} =5V with	
	the normally-on conventional GaN-HEMT and the cascode struc-	
	ture of the normally-on GaN-HEMT with LV-MOSFET for the	
	normally-off operation.	75
B.1	Flowchart showing the parameter-extraction sequence of HiSIM-	
	GaN model parameters.	78
B.2	Extraction of the threshold voltage and the trap density from sub-	
	threshold region measurements.	80
B.3	Extraction of low-field mobility parameters from $I_{\rm ds}\text{-}V_{\rm gs}$ curve and	
	$G_{\rm m}$ - $V_{\rm gs}$ curve in the linear region.	81
B.4	Extraction of the high-field mobility, the resistance effect of the	
	drift region, and the self-heating effect from from $I_{\rm ds}\text{-}V_{\rm gs}$ curve in	
	the saturation region and from $I_{\rm ds}$ - $V_{\rm ds}$ curve	82
B.5	Cross-sectional schematic of the GaN-HEMT with the dual-field-	
	plate (FP) (the gate field-plate and the source field-plate) technique.	83

B.6 Extraction of structural parameters of field-plates for the target GaN-HEMT device from $C_{\rm iss}$ - $V_{\rm gs}$ curve and $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ curve. 84

List of Tables

1.1	Comparison of typical power semiconductor material properties.	
	BFOM is Baliga's figure of merit for power transistor performance	
	calculated by $(\epsilon_r \mu E_g^3)$.	4
2.1	Standardized compact models on the Compact Model Coalition (CMC)	14
5.1	Measurement conditions for the studied boost converter circuit	59

Chapter 1 Introduction

1.1 Backgrounds

The first electronics revolution began in 1948 with the invention of the transistor by American scientists J. Bardeen, W. H. Brattain, and W. B. Shockley from the Bell Telephone Laboratories [1]. Later they were awarded a Nobel Prize for this invention. Most of today's advanced electronic technologies are traceable to that invention. Since, semiconductor devices have made dramatical progress. Currently, crystal growth techniques and mature silicon device-process technologies occupy a large portion of the development efforts in the field of the semiconductor devices. In accordance with the silicon device scaling-law, integration density, processing speed and low power consumption are progressing by advancing on the road of miniaturization. As a result, the gate length of the silicon-based metal-oxidesemiconductor field effect transistor (MOSFET) has been reduced to 20nm grade. On the other hand, if the gate length is short, the power supply voltage must be reduced to keep device-internal electric fields lower than the breakdown electric field. Since the power supply voltage can be reduced only to about 250mV theoretically, there are the limitations to the gate-length reduction. This limitation for the gate-length reduction is considered to be about 7nm. Furthermore, the saturation velocity of 1.0×10^7 cm/s for Si-based devices is relatively low. For achieving still higher speeds and higher output powers, therefore, compound semiconductors are utilized.



Figure 1.1: A classification of power electronics devices.

Power semiconductor devices composed of different materials have been developed for different inverter and converter circuit applications at different supply voltages. These high power devices determine the circuit-switching characteristics in applications such as voltage conversion or motor control. Figure 1.1 shows a classification of different power-electronic device types with respect to the operating frequency and power capacity, identifying the high-efficiency application areas of each device type [2]. The low power-loss feature of a switching device is an essential factor in the energy conservation. The power loss of a switching device is divided into the conduction loss and the switching loss. An ideal electrical switch is one that shows zero resistance in the on state, and a resistance of infinity in the off state. However, these two requirements always have a trade-off relationship. In the electric power conversion, handling of high voltages is often required, while the power loss should be minimized as much as possible. From these requirements, switching devices are usually classified by the indexes of specific on-resistance (R_{on}) and blocking voltage.

Conventionally, power electronics has been developed on the basis of Si-based devices such as the metal-oxide-semiconductor field effect transistor (MOSFET),

the gate turn-off thyristor (GTO), and the insulated gate bipolar transistor (IGBT). However, these Si-based power device characteristics are reaching the material limit. Therefore, the expectation of small and low power loss switching devices based on wide band-gap semiconductors such as Silicon-Carbide (SiC) and Gallium-Nitride (GaN) has increased owing to their superior material properties. A specific on-resistance mainly consists of the resistance of the drift region and that of the channel region for power semiconductors. Using SiC and GaN materials, the resistance

devices. Ho devices is hip

of 100 $\mathrm{cm}^2 \mathrm{V}$

GaN-based ((2DEG) regi

down voltag

resistance at

Consequentl

plications in

1.2 Ga

Source		Gate		Drain		
	AlGaN					
00000	<u> </u>					
	GaN) The two dimensional Electron Gas (20	DEG)		
	Buffer					
	Substrat	e (Si, SiC, et	c)			

Figure 1.2: Cross-sectional schematic of the typical GaN-HEMT device.

Gallium Nitride (GaN) devices had already been noted about twenty years toward the high-temperature and high-voltage applications. By M. A. Khan et al., the first GaN-based MESFET (Metal-Semiconductor Field Effect Transistor)

	\mathbf{Si}	4H-SiC	GaN
Band gap $E_{\rm g}$ (eV)	1.12	3.2	3.4
Dielectric constant $\epsilon_{\rm r}$	11.9	10	9.5
Critical electric-field $E_{\rm c}$ (MV/cm)	0.3	3	3.3
Electron mobility $\mu \ (\mathrm{cm}^2 \mathrm{V}^{-1} \mathrm{s}^{-1})$	1300	650	900
Electron velocity saturation $V_{\rm s}$ (10 ⁷ cm/s)	1	2	2.5
Baliga's FOM ratio	1	9.8	15.5

Table 1.1: Comparison of typical power semiconductor material properties. BFOM is Baliga's figure of merit for power transistor performance calculated by $(\epsilon_r \mu E_g^3)$.

was reported in 1993, and after that, AlGaN/GaN HEMT was also reported in 1994 [3,4]. When I. Akasaki, H. Amano, and S. Nakamura were awarded a Nobel Prise in 2014, the competition in the field of the GaN-based device development has accelerated all at once.

GaN-HEMTs are considered to be very attractive in view of their applicability for both high power and high speed simultaneously [5]. In fact, as the GaN material can realize lower power loss in certain application ranges because its on-resistance is lower than those of silicon-based materials, GaN-HEMTs have already been successfully utilized for blue light-emitting diode applications [6–8]. Table 1.1 shows a comparison of important typical power semiconductor material properties [9, 10]. The most important point about the channel layer in the AlGaN/GaN HEMT structure is a high-density two-dimensional electron gas (2DEG) structure, which is induced at the AlGaN/GaN hetero-junction interface by the spontaneous polarization as well as the piezoelectric polarization due to the strain. The 2DEG charge density at the AlGaN/GaN hetero-junction reaches more than 10^{13} cm⁻². Due to the high saturation velocity $(2.5 \times 10^7 \text{ cm/s})$ and the high critical electric field $(2 \times 10^{6} \text{V/cm})$ compared with Si-based devices, GaN-based devices are suitable for the high frequency operation and the high power application. According to Baliga's figure of merit (FOM), where the value is set to one for Si, SiC and GaN devices provide values superior to those of Si-based devices. In particular,

owir

devi

is ex

age

with

1.2

<u>Higr</u>





Figure 1.4: Effect of the current collapse on the I_{ds} - V_{ds} characteristic. The onresistance increases and the saturation current decreases for the high voltage application.

The current collapse phenomena strongly depends on the electric field at the 2DEG channel due to the acceleration of the channel electrons. A part of the

accelerated electrons passivation interface deplete the 2DEG ch with the applied vol on-resistance increas tion as shown in Fi surface/interface sta cation process techn GaN-HEMTs for po one of the main fact efficiency, the model circuit design.

1.2.2 Field-Pl





As a high drain voltage is applied, the electrical flux lines are induced from

the edge of the drain electrode to that of the gate electrode. Therefore, an electric field concentration is caused at the edge of the gate electrode and the current collapse phenomena is induced by the accelerated electrons in the 2DEG region by the high electric field. A significant improvement of the device performance has been achieved by adopting the field plate (FP) technique [14]. With its origins in the context of high-voltage p-n junctions the main functions of the field plate are to reshape the electric field distribution in the channel and to reduce its peak value on the drain side of the gate edge. The benefit is an increase of the breakdown voltage and a reduced high-field trapping effect [15]. Figure 1.5 shows the cross-sectional schematic of the field-plate effect for the GaN-HEMT device. By spreading the concentration point of the electric field, the peak value of the maximum electric filed is relaxed. Hence, the current collapse phenomenon is also suppressed by decreasing the trapping event at the 2DEG region. However, an additional parasitic capacitance is induced by the existence of the field-plate as shown in Fig 1.5. This parasitic capacitance plays an important role for the switching characteristics of power semiconductors. Therefore, estimation of the capacitance caused by the field-plate is a key task for the accurate prediction of the power efficiency.

The structural parameters for the FP are mainly the length along the FP and the dielectric-thickness under the FP electrode. The lengths of FP-regions along with their gate-capacitances or equivalently, dielectric-thicknesses of FPs, for given dielectric permitivity, are design-parameters which are usually optimized to get the desired the breakdown voltage for a given gate-length and drain-gate spacing.

1.2.3 High Speed Switching

Figure 1.6 compares the non-linear C-V characteristics of the GaN-HEMT device to a Si-based IGBT and a Super-Junction MOSFET, which clearly indicates all of the three parasitic capacitances (the input capacitance $C_{\rm iss}$, the output capacitance $C_{\rm oss}$, and the reverse transfer capacitance $C_{\rm rss}$). As shown in Fig 1.6, the



Figure 1.6: Comparison of measured C-V characteristics with the conventional GaN-HEMT, Si-based IGBT, and Si-based SJ- MOSFET [16].

GaN-based device has significantly lower capacitance than the Si-based devices. Particularly, the non-linearity of Si-based devices is more prominent so that the capacitance at low voltage is usually tens of times larger than the capacitance at high voltage. The strong non-linear property makes Si-based devices to exhibit longer turn-on and turn-off delay time as well as voltage/current rising/falling transition time. Consequently, it is even harder for Si-based devices to be used at high MHz frequencies. As a comparison, the non-linearity of the GaN-HEMT parasitic capacitor is much alleviated so that the switching transition can be finished significantly faster than with Si-based devices. Because lower capacitance leads to high speed switching, GaN-based devices can realize the construction of highly efficient systems.

1.3 Requirement of Compact Models

Generally, power semiconductor devices are utilized for the high-power analog circuit. In order to estimate the analog behavior accurately, compact model are required for a considerable wide range of the operating voltage and with high reproducibility of current-voltage (I-V) and capacitance-voltage (C-V) characteristics as specific features for the high power electronics circuit design. As an industry-standard compact model for power MOSFETs, by considering the resistance effect at the drift region and anomalous characteristics for the capacitances of high-voltage MOSFETs, which become more pronounced with lower concentra-







(b) High-Voltage MOSFET (HV-MOSFET)

Figure 1.7: Current flow of the GaN-HEMT and the HV-MOSFET.

tions of the drift region, HiSIM_HV has been mainly utilized for the circuit design using power MOSFETs [17, 18].

As mentioned earlier, GaN is an attractive material for the next generation power semiconductors. In order to design for GaN-based systems, accurate devicelevel compact models that describe the stand-alone device terminal characteristics as well as device behavior in circuits are critically required. Figure 1.7a shows the current flowing of the GaN-HEMT. The drain-source current of the GaN-HEMTs flows through the 2DEG channel caused at the AlGaN/GaN interface. On the other hand, as shown in Figure 1.7b, the drain-source current of the high-voltage MOSFET (HV-MOSFET) flows through the channel and drift region. Here, as common point of the HV-MOSFET and the GaN-HEMT, the carrier mobility is determined by the concentration of the channel region. In HiSIM and HiSIM_HV models, the mobility model is described by the scattering mechanism in the channel interface region. Therefore, HiSIM and HiSIM_HV models can be applied to modeling of the DC operation for GaN-HEMTs. However, specific features of GaN-HEMTs cannot be expressed by existing bulk-MOSFET models. Recently, concerning the specific features of GaN-HEMTs, several previous models describe those features based on the GaN-HEMT structure properties [19–25]. However, these existing compact models largely ignore the effects of the heterojunction induced 2DEG. Therefore, in this thesis, the developed compact model HiSIM-GaN explicitly considers the potential distribution from gate electrode to substrate by solving the Poisson equation, including all induced charges in GaN and AlGaN

laye

mor

has

1.4

Figu devi high



Figure 1.9: Focusing points of this thesis.

The power efficiency and the switching noise are key factors for power electronics as shown in Figure 1.8. In order to accurately predict power efficiency and switching noise for circuit optimization, compact models applied for circuit simulation must be accurate [27]. Figure 1.9 shows focusing points of this thesis. In circuit design, the power efficiency is an important concern for high-power applications. In addition, the switching waveform is also a considerable concern to analyze the Electro Magnetic Interface (EMI) switching-noise. In general, the power efficiency is determined by the conduction loss and the switching loss. On the other hand, the switching noise is determined by the oscillation during the turn-on and the turn-off switching. Here, conduction loss is strongly affected by initial 2DEG density and current collapse phenomena. Furthermore, switching loss and oscillations are affected by field-plate capacitance and circuit parasitic components. Therefore, objective of the thesis is to investigate contributions of these focusing points upon studied circuit performances using the developed HiSIM-GaN compact model for GaN-HEMT power device.

1.5 Objectives

The objectives of this thesis are:

- 1. To develop a surface-potential-based GaN-HEMT model "HiSIM-GaN" that includes all possible induced charges, the inherent 2DEG charge and the trapped charge explicitly within Poisson equation.
- 2. To investigate GaN-HEMT capacitance characteristics with 2D device simulation and develop the new capacitance model for field-plate effects.
- To reproduce measured DC/AC characteristics of the studied GaN-HEMT device and the switching waveform and the power efficiency of the GaN-based boost converter circuit.
- 4. To investigate influences of the specific features of GaN-HEMT on boost converter circuit operations using HiSIM-GaN.

1.6 Thesis Organization

This thesis consists of 6 chapters.

Chapter 2 (Physics-based Compact Modeling) reviews the fundamental concepts and modeling of MOSFET for circuit simulation. The analytical formulation of current and charges of the surface-potential-based model HiSIM is presented. Furthermore, specific features of the industry-standard compact model HiSIM_HV for power MOSFETs is presented.

Chapter 3 (Modeling for DC Characteristics) reviews the newly developed compact model HiSIM-GaN. HiSIM-GaN is based on the Poisson equation including trap density and all charges induced within the studied device. This chapter presents the surface-potential-based modeling of the 2DEG charge, which solves the Poisson equation explicitly. It is demonstrated that measured DC characteristics are well reproduced with the developed model.

Chapter 4 (Modeling of Field Plates) presents two new capacitance modeling approaches for field-plates. As the first approach, an empirical capacitance model is developed. As the second approach, a physical capacitance model is proposed. The proposed physical model is based on the surface potential calculated from the Poisson equation and successfully reproduces the simulated capacitance characteristics by TCAD device simulation and also the experimental measurement results.

Chapter 5 (Analysis of Circuit Performance) reviews an analysis of the switching characteristic of a boost converter circuit. In addition, the quantitative contributions of focusing points for GaN-HEMTs, which are trap density effects, fieldplate capacitance effects, and parasitic components, upon the switching waveform and the power efficiency have been verified.

Chapter 6 (Conclusions and Future works) summarizes this thesis and suggests further research works which continues after this thesis work.

Appendix A (Normally-off Operation) reviews various structures for the normallyoff operation of GaN-HEMTs power devices.

Appendix B (Parameter Extraction Procedure) reviews the parameter extraction procedure of the developed HiSIM-GaN compact model.

Chapter 2 Physics-based Compact Modeling

2.1 Introduction

This chapter describes the importance of circuit simulation, the device physics of observed MOSFET phenomena and the modeling approach of the surfacepotential-based MOSFET model HiSIM (Hiroshima-university STARC IGFET Model) [28]. Furthermore, specific features of the industry-standard compact model HiSIM_HV for power MOSFETs are presented [29].

2.2 Importance of Circuit Simulation

Circuit simulation is an important technology behind the progress in integrated circuits. An important feature in today's circuit simulation tools is that it is not necessary to write down the sets of algebraic and integro-differential equations to describe the circuit behavior. The circuit designers have only to describe the circuit configuration and parameter values. The simulation program creates the equations, solves them and gives the results in terms of the circuit-variable responses [30].

To design an integrated circuit using as much performance of semiconductor devices as possible, circuit simulator which can accurately predict circuit operations and performances, has a very important role. For this purpose, device models for the circuit simulation are essential to describe characteristics of nonlinear circuit elements (i.e. various semiconductor devices) accurately. To achieve sufficient simulation speed for practical commercial use and stable convergence, these models have to describe the device physics with not only physically accurate but also computationally-efficient simple analytical equations. Thus, in general, they are called "compact models". [31, 32]. Compact Models are the bridge between technology, circuit simulations and design. Accurate compact models help guarantee functionality and high yield of products at the design verification stage. Compact Model Coalition (CMC) is a working group in the electronic-design-automation (EDA) industry formed to choose, maintain and promote the use of standard compact models. Table 2.1 shows the standardized compact models on the CMC [33]. As can be seen, various device model have been standardized till now.

	Bulk	LDMOS/	SOI	Bipolar	Varactor &
	MOSFET	HVMOS	MOSFET		Diode
UC Berkeley	BSIM4		BSIM-SOI		
	BSIM6		BSIM-CMG		
			BSIM-IMG		
Hiroshima Univ.	HiSIM2	HiSIM_HV	HiSIM-SOI		
			HiSIM-SOTB		
LETI	PSP				
UC San Diego				HICUM L2	
Auburn Univ.				MEXTRAM	
CMC original					MOSVAR
					CMC_Diode

Table 2.1: Standardized	compact models on	the Compact Model	Coalition (C	CMC)
	1	1	`	

2.3 Compact Model Concept

The cross section of an *n*-channel metal-oxide-semiconductor field effect transistor (MOSFET) is shown in Figure 2.1. The device consists of a *p*-type substrate, in which two n^+ diffusion regions, the drain and the source, are formed. The middle part of the MOSFET is the metal-oxide-semiconductor (MOS) structure. The effective channel length L_{eff} is the distance between the source and the drain, and the channel width W is the lateral extent of the MOSFET. The thickness of the oxide layer covering the channel region is t_{ox} . In MOSFET operation, a channel



Figure 2.1: Three dimensional illustration of the structure of an n-MOSFET

composed of mobile carriers is formed below the gate oxide. The carriers enter through the source, leave through the drain, and are subject to the applied gate voltage. The carrier flow between the source and drain, called the drain current, is controlled by the electric field generated by the gate voltage. Conventionally, the source voltage is defined as the ground potential. The drain voltage is $V_{\rm ds}$, the gate voltage is $V_{\rm gs}$ and the substrate voltage is $V_{\rm bs}$.

In order to describe analytically the MOSFET characteristics, the following basic device equations must be solved simultaneously.

• Poisson equation

$$\nabla^{2}\phi = -\frac{q}{\epsilon_{\rm Si}} \left(N_{\rm D} - N_{\rm A} + p - n\right)$$

$$n = n_{\rm i} \exp\left[\frac{q(\phi - \phi_{\rm n})}{kT}\right]$$

$$p = n_{\rm i} \exp\left[\frac{q(\phi_{\rm p} - \phi)}{kT}\right]$$
(2.1)

• Current-density equations

$$j_{n} = -q\mu_{n}n\frac{\partial\phi}{\partial y} + qD_{n}\nabla n \qquad (2.2)$$
$$j_{p} = -q\mu_{p}p\frac{\partial\phi}{\partial y} - qD_{p}\nabla p$$

• Continuity equations

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla j_{\rm n} \tag{2.3}$$
$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla j_{\rm p}$$

where p, n, $N_{\rm D}$, $N_{\rm A}$, and $n_{\rm i}$ are hole, electron, donor, acceptor, and intrinsic carrier concentration, respectively. ϕ , $\epsilon_{\rm Si}$, k, T, q, are the potential, the silicon permittivity, the Boltzmann constant, the lattice temperature in Kelvin, and the electron charge, respectively. μ is the carrier mobility and D is the carrier diffusion constant.

2.4 Analytical MOSFET Modeling: The Surface-Potential-Based MOSFET Model HiSIM

The analytical derivation of a closed-form MOSFET current-voltage (I-V) relationship for circuit-simulation requires that several approximations be made to solve the basic device equations. HiSIM is a compact model developed based on the drift-diffusion approximation. The key quantities in this model are the surface potentials at the source and drain nodes which are employed in the gradual channel approximation. The surface potentials are computed iteratively using the Poisson equation as a function of applied voltages. The continuity equation is not solved but is a task given to the circuit simulator. The HiSIM formulation results to a unified expression for all regions of operation.

2.4.1 Drain Current Formulation

The MOSFET drain current I_{ds} as expressed in terms of the quasi-Fermi potential ϕ_f is given by

$$I_{\rm ds} = W q \mu_{\rm eff} n(y) \frac{d\phi_{\rm f}}{dy}$$
(2.4)

where μ_{eff} is the effective carrier mobility, n(y) is the carrier density at position y along the channel. The Fermi potential expressed in surface potential ϕ_{s} is

$$\frac{d\phi_{\rm f}}{dy} = -\frac{d\phi_{\rm s}(y)}{dy} + \frac{1}{\beta}\frac{d\ln n(y)}{dy}$$
(2.5)

where $\beta = q/kT$. Substituting Equation 2.5 to 2.4 gives a current equation which consists of two terms

$$I_{\rm ds} = Wq\mu_{\rm eff}n(y)\left(-\frac{d\phi_{\rm s}(y)}{dy} + \frac{1}{\beta}\frac{d{\rm ln}n(y)}{dy}\right)$$
(2.6)

The first term denotes the drift current which is the carrier flow due to the electric field along the channel. The second term denotes the diffusion current which exists due to a difference in charge concentration gradients. Charges diffuse from regions of high charge concentration to low concentration giving rise to electric current.

Using the gradual channel approximation and assuming uniform channel doping, HiSIM derives a drain current equation as a function of the surface potentials as

$$I_{\rm ds} = \frac{W}{L} \mu_{\rm eff} \frac{I_{\rm DD}}{\beta}$$

$$I_{\rm DD} = C_{\rm ox} (\beta (V_{\rm g} - V_{\rm fb} + dV_{\rm th}) + 1) (\phi_{\rm sL} - \phi_{\rm s0}) - \frac{\beta}{2} C_{\rm ox} (\phi_{\rm sL}^2 - \phi_{\rm s0}^2)$$

$$- \frac{2}{3} (q N_{\rm sub} L_{\rm D} \sqrt{2}) \left[\{\beta (\phi_{\rm sL} - V_{\rm bs}) - 1\}^{3/2} - \{\beta (\phi_{\rm sL} - V_{\rm bs}) - 1\}^{3/2} \right]$$

$$+ (q N_{\rm sub} L_{\rm D} \sqrt{2}) \left[\{\beta (\phi_{\rm sL} - V_{\rm bs}) - 1\}^{1/2} - \{\beta (\phi_{\rm sL} - V_{\rm bs}) - 1\}^{1/2} \right]$$

$$L_{\rm D} = \sqrt{\frac{\epsilon_{\rm Si} kT}{N_{\rm sub} q^2}}$$

$$(2.7)$$

where ϕ_{s0} , ϕ_{sL} are the surface potentials at the source and drain ends and L_D is the Debye length, respectively.

2.4.2 Evaluation of Charges

The charge-sheet approximation assumes that the inversion charges are located at the silicon surface like a sheet of charge and that there is no potential drop or band bending across the inversion layer. The total charge density Q_s in the channel at position y is

$$Q_{\rm s}(y) = Q_{\rm b}(y) + Q_{\rm i}(y)$$
 (2.8)

where $Q_{\rm b}(y)$ is the bulk charge density and $Q_{\rm i}(y)$ is the inversion charge density.

 $Q_{\rm s}(y)$ in terms of the surface potential is given by

$$Q_{\rm s}(y) = C_{\rm ox}[V_{\rm gs} - V_{\rm fb} + dV_{\rm th} - \phi_{\rm s}(y)]$$
(2.9)

where $C_{\text{ox}} = \varepsilon_{\text{ox}}/t_{\text{ox}}$. ε_{ox} is the oxide permittivity and V_{fb} is the flat-band voltage. dV_{th} is the change in the threshold voltage V_{th} due to pocket-implantation and short-channel effects.

Under homogeneous substrate impurity distribution, the bulk charge density is

$$Q_{\rm b}(y) = -qN_{\rm sub}L_{\rm D}\sqrt{2} \Big[\exp\{-\beta(\phi_{\rm s}(y) - V_{\rm bs})\} + \beta(\phi_{\rm s}(y) - V_{\rm bs}) - 1\Big]^{1/2}$$
(2.10)

where $N_{\rm sub}$ is the bulk doping concentration and $L_{\rm D}$ is the Debye length.

The inversion charge density is derived as

$$Q_{i}(y) = qn(y)$$

$$= -C_{ox}[V_{gs} - V_{fb} + dV_{th} - \phi_{s}(y)] + qN_{sub}L_{D}\sqrt{2}[\exp\{-\beta(\phi_{S}(y) - V_{bs})\} + \beta(\phi_{S}(y) - V_{bs}) - 1]^{1/2}$$
(2.12)

 $Q_{\rm i}$ is partitioned into two components: charges associated with the source $Q_{\rm S}$ and charges associated with the drain $Q_{\rm D}$ as [34],

$$Q_{\rm D} = W \int_0^L \frac{y}{L} Q_{\rm i}(y) dy \qquad (2.13)$$

$$Q_{\rm S} = W \int_0^L \left(1 - \frac{y}{L}\right) Q_{\rm i}(y) dy \tag{2.14}$$

 $Q_{\rm G}$ is the charges associated with the gate which is calculated as

$$Q_{\rm G} = -(Q_{\rm B} + Q_{\rm I}) \tag{2.15}$$

where $Q_{\rm B}$ and $Q_{\rm I}$ are the integrated bulk and inversion carrier densities, respectively.

2.4.3 Calculation of Surface Potential

From the Poisson equation, the charge density is calculated as

$$\frac{d^2\phi_{\rm s}(y)}{dy^2} = -\frac{q}{\varepsilon_{\rm Si}} [p_{\rm p0}\{\exp(\beta\phi_{\rm f}-1)\} - n_{\rm p0}\{\exp(\beta\phi_{\rm f}-1)\}]$$
(2.16)

where p_{p0} is the density of holes and n_{p0} is the density of electrons in the p-region at thermal equilibrium.

The solution of the above equation leads to electric field \mathcal{E} along the lateral direction

$$\mathcal{E}(y) = \frac{d^2 \phi_{\rm s}(y)}{dy^2}$$

$$= \pm \frac{\sqrt{2kT}}{qL_{\rm D}} \Big[\{ \exp(\beta(\phi_{\rm s}(y) - V_{\rm bs})) + \beta(\phi_{\rm s}(y) - V_{\rm bs}) - 1 \} \\ + \frac{p_{\rm p0}}{n_{\rm p0}} \{ \exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y))) + \{ \exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y)) \} \Big]^{1/2}$$
(2.17)
(2.17)

Using Gauss' theorem, Q_s becomes

$$Q_{\rm s}(y) = \varepsilon_{\rm Si} \mathcal{E}_{\rm s}$$

$$= q N_{\rm sub} L_{\rm D} \Big[\{ \exp(-\beta(\phi_{\rm s} - V_{\rm bs})) + \beta(\phi_{\rm s} - V_{\rm bs}) - 1 \} \\ + \frac{p_{\rm p0}}{n_{\rm p0}} \{ \exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y))) + \{ \exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y)) \} \Big]^{1/2}$$

$$(2.19)$$

Adding Equations. 2.10 and 2.12, and equating to 2.20,

$$C_{\rm ox}[V_{\rm gs} - V_{\rm fb} + dV_{\rm th} - \phi_{\rm s}(y)] = qN_{\rm sub}L_{\rm D}\Big[\{\exp(-\beta(\phi_{\rm s} - V_{\rm bs})) + \beta(\phi_{\rm s} - V_{\rm bs}) - 1\} \\ + \frac{p_{\rm p0}}{n_{\rm p0}}\{\exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y))) + \{\exp(\beta(\phi_{\rm s}(y) - \phi_{\rm f}(y)))\}\Big]^{1/2}$$
(2.21)

From this equation, the surface potentials ϕ_{s0} and ϕ_{sL} are calculated by iteration.

2.4.4 Mobility Model

In HiSIM, the carrier mobility μ_0 at low electric field is modeled following the universal mobility which consists of contributions from Coulomb scattering $\mu_{\rm CB}$, phonon scattering $\mu_{\rm PH}$, and surface roughness scattering $\mu_{\rm SR}$

$$\frac{1}{\mu_0} = \frac{1}{\mu_{\rm CB}} + \frac{1}{\mu_{\rm PH}} + \frac{1}{\mu_{\rm SR}}$$
(2.22)

The contributions are schematically depicted in Figure 2.2. Coulomb scattering accounts for carrier collisions with charged (ionized) impurity atoms. Phonon scattering accounts for carrier collisions with the silicon lattice or acoustic phonons. Surface roughness occurs at high electric field as carriers are distributed closed to the surface. Each contribution is modeled as

$$\mu_{\rm CB} = \text{MUECB0} + \text{MUECB1} \frac{Q_{\rm i}}{q \cdot 10^{11}} \tag{2.23}$$

MUECBⁱ are fitting pa and MUESF The effec

where NDEI

At highe

near the dra



Figure 2.2: Universal mobility curve at low electric field.

case, the high-field electron mobility is modeled as

$$\mu_{\text{eff}} = \frac{\mu_0}{\left(1 + \left(\frac{\mu_0 \mathcal{E}_y}{v_{\text{max}}}\right)^{\text{BB}}\right)^{1/\text{BB}}}$$
(2.27)

where BB is set to 2 for nMOS and 1 for pMOS. v_{max} is taken as 1×10^7 cm/s considering bulk carriers. v_{max} is related to carrier velocity overshoot as

$$v_{\max} = \frac{v_{\max}}{1 - \frac{v_{\text{VOVER}}}{L_{\text{gate}}^{\text{VOVERP}}}}$$
(2.28)

whe

whe

2.



Figure 2.3: Cross-sectional schematics of (a) the typical Laterally-Diffused MOS (LDMOS) device structure and (b) the typical High Voltage MOS (HVMOS) with the respective structure parameters.

HiSIM_HV has been extended for power MOSFETs by considering the resistance effect explicitly. There are two types of structures commonly used for high voltage applications. One is the asymmetrical laterally diffused structure called LDMOS as shown in Figure 2.3a and the other is originally the symmetrical structure, which is called HVMOS as shown in Figure 2.3b. -

conv

the

conc

ditic

at it

$\mathbf{2.5}$

This

case

depe



Figure 2.4: Modeling concept of the drift region resistance.

The current flowing the drift region $I_{\rm ddp}$ is modeled as

$$I_{\rm ddp} = W \cdot X_{\rm ov} \cdot q \cdot \mu_{\rm drift} \cdot N_{\rm drift} \cdot \frac{V_{\rm ddp}}{L_{\rm drift}}$$
(2.30)

where μ_{drift} , N_{drift} , and L_{drift} are the mobility in the drift region, the doping concentration in the drift region, and the length of the drift region, respectively, as shown in Fig 2.3a. Furthermore, X_{ov} is the effective width of the current flow of the drift region as shown in Figure 2.5. In HiSM_HV, X_{ov} is modeled as




Figure 2.5: Modeling current-flow in the overlap drift region.

Here W_{dep} and W_{junc} are a functions of NOVER. NOVER is the impurity concentration in the drift region affecting both *I-V* characteristics and *C-V* characteristics. Therefore, the accurate estimation of NOVER is the key task for representing the power MOSFET characteristics in HiSIM_HV [35].

2.5.2 Capacitance Model

The wide range of the switching operations from a few volts to several hundred volts is realized in the high voltage MOSFETs with a drift region of low-impurity concentration, which provides the required high-voltage-blocking capability. This has been observed to lead to anomalous characteristics for the capacitances of high



Figure 2.6: Calculated potential distribution along the channel and the drift region of the LDMOS with the HiSIM_HV model (shown with symbols) for two drift region doping concentrations 10^{17} cm⁻³ and 10^{16} cm⁻³. Lines are 2-dimensional device simulation results.

voltage MOSFET, which become more pronounced with lower impurity concentrations of the drift regions.

HiSIM_HV consistently calculates the potential distribution along the channel and the drift region from the source to the drain contact. The changes in the potential distribution for different impurity concentration in the drift region can therefore be accurately calculated, as demonstrated with the LDMOS structure in Figure 2.6 for drift-region-doing-cases of 10^{17} cm⁻³ and 10^{16} cm⁻³. In HiSIM_HV, hence, the concentration of the substrate NSUB is much greater than that of the overlap region NOVER, it is approximated that the increase of the potential is occurred mainly into the overlap drift region. Therefore, the surface potential at the edge of the gradual-channel approximation ϕ_{sL} is the nearly equal to the surface potential at the drain edge $\phi_{s(\Delta L)}$. Consequently, due to this accurate potentialdistribution determination, HiSIM_HV is able to capture the scaling properties of the high voltage MOSFET capacitances with respect to drift region doping accurately [36].

Chapter 3 Modeling for DC Characteristics

3.1 In

Power electr

can be comp

The general

during a dest

either at the

formance pr

models of se

the use of ci



Figure 3.1: Block diagram of a power electronics circuit.

A newly developed compact model HiSIM-GaN (Hiroshima University STARC IGFET Model for GaN high electron mobility transistors (HEMTs)) is developed. The developed model includes two specific features of GaN-HEMT to reproduce the power efficiency accurately. One is the two-dimensional electron gas (2DEG) charge induc

tial distribut

second featu

peak that oc

based model

Using HiSIN

that measur

3.2 M



(b) Schematic of energy band diagram for GaN-HEMTs.

Figure 3.2: (a) Cross-sectional schematic and (b) schematic of energy-band diagram of a simplified GaN-HEMT. $E_{\rm c}$, $E_{\rm v}$, and $E_{\rm fn}$ are the lower conduction-band edge, the upper valence-band edge and the quasi-Fermi level for electrons, respectively.

Figure 3.2a shows a schematic of the simplified GaN-HEMT. Figure 3.2b shows a schematic of the energy band diagram for the GaN-HEMT. As shown in Fig. 3.2b, the 2DEG structure is induced at the AlGaN/GaN heterojunction interface by the spontaneous polarization as well as the piezoelectric polarization due to the strain. The charge density caused by this spontaneous piezoelectric polarization of GaN and AlGaN reaches more than 10^{13} cm⁻² [37]. The 2DEG composes an inherent channel inversion charge which can be modified by applying the gate voltage. However, the AlGaN layer between the gate insulator and the channel in the GaN layer weakens the gate control and also induces the inversion layer. Another important difference of the GaN-HEMT in comparison to a conventional Si-MOSFET is the non-doped substrate, which causes in principle a steep subthreshold current characteristics. Regrettably, due to the existence of trap sites at the interfaces of different layers, the subthreshold current slope is usually degraded from this expected steep characteristics [38]. Here, important potential values for characterizing the device features are the surface potential value $\phi_{\rm s}$ at the AlGaN surface and that of ϕ_{gan} at the GaN surface. In order to relax the electric field induced below the gate edge of the 2DEG region at the AlGaN/GaN interface, a structure with dual field plates on the gate and the source electrodes has been developed [37, 39].

As described in the previous chapter, HiSIM is the first complete surfacepotential-based compact MOSFET model for circuit simulation based on an explicit solution of the Poisson equation [40–42]. Despite the specific features of GaN-HEMTs, there are several models that describe the device characteristics based on the GaN-HEMT features [19–25]. Existing compact models ignore the feature of the heterojunction inducing 2DEG. Therefore, HiSIM-GaN has been developed by considering the potential distribution explicitly from the gate electrode to the substrate by solving the Poisson equation, where charges induced in GaN and AlGaN layers together with trapped charge at the AlGaN/GaN interface are considered [43].





(b) Potential distribution along the vertical direction for different $V_{\rm gs}$ condition.

Figure 3.3: Comparison of modeled potential distributions with 2D device simulation results.

Figures 3.3a and 3.3b compares calculated potential values of HiSIM-GaN to those of 2D device simulation results. The potential at the GaN surface $\phi_{\rm gan}$ and that at the AlGaN surface ϕ_s are depicted as a function of the gate-source voltage $V_{\rm gs}$ for the drain-source voltage $V_{\rm ds}$ of zero. It is seen that the inherent 2DEG is formed around V_{gs} =-15 V, and the inversion charge at the GaN surface further increases as $V_{\rm gs}$ increases. Beyond $V_{\rm gs}=0$ V, the strong inversion condition is formed even at the AlGaN surface. These three different operation conditions (I, II, and III) can be clearly distinguished as can be seen in Fig. 3.3a [43]. The conventional modeling approach, which approximates the inversion charge increase as a function of $V_{\rm gs}$, is valid only for region II. However, region I is the most trap sensitive part for the the long-term device degradation. Region III cannot be ignored as well for optimizing circuit performances by modifying the device structure and bias conditions. Additionally, GaN HEMT is suffering from non-negligible trap effects, and thus the Poisson equation including all possible charges within the device must be considered. The total charge density within the semiconductor Q_{total} can be written as

$$Q_{\text{total}} = Q_{\text{gan}} + Q_{\text{algan}} + Q_{\text{trap}} \tag{3.1}$$

where Q_{gan} and Q_{algan} are charges induced in GaN and AlGaN, respectively. Q_{trap} is the trap density, which is occurred during application of high voltage. Since both AlGaN and GaN layers are non-doped, the depletion condition does not occur for the studied device. Within the regions I and II in Fig. 3.3b, Q_{algan} can be ignored and only Q_{gan} together with Q_{trap} exist. Thus the Poisson equation is reduced to a simpler form as

$$\frac{d^2\phi}{dx^2} = -\frac{q}{\varepsilon_{gan}}(-n_{gan} - n_{algan} - N_t)$$
(3.2)

where ε_{gan} is the permittivity of GaN, n_{gan} is the induced charge in the GaN layer, n_{algan} is the induced charge in the AlGaN layer, and N_{t} is the trap density at the GaN surface. Furthermore, $n_{\rm gan}$ in the GaN layer is written as

$$n_{\rm gan} = n_{\rm i,gan} \exp(\beta \phi_{\rm gan}) \tag{3.3}$$

where $n_{i,gan}$ is the intrinsic carrier density in the GaN layer, β is the inverse of the thermal voltage (q/kT). The trap density distribution is usually approximated by a logarithmic function of the energy difference $E_{f}-E_{c}$.

$$g_{\rm A}(E) = g_{\rm c} \left\{ \exp\left(\frac{E_{\rm f} - E_{\rm c}}{E_{\rm s}}\right) \right\}$$
(3.4)

where g_c is the density at E_f - E_c =0, and the inverse of E_s is the slope of the density-of-state. Two independent trap-density distributions are considered as schematically shown in Figure 3.4. One represents the shallow trap density distribution and the other represents the deep trap density distribution [44]. Circuit simulators work only with node potentials. Therefore, the density-of-states must be integrated with respect to the energy and calculated as a function of E_f - E_c [45].

$$N_{\rm t} = N_0 \left\{ \exp\left(\frac{E_{\rm f} - E_{\rm c}}{E_{\rm s}}\right) \right\} \tag{3.5}$$

$$N_0 = g_c E_s \left\{ \frac{(kT/qE_s)}{\sin(kT/qE_s)} \right\}$$
(3.6)

where the elementary charge, the Boltzmann constant, and the temperature in Kelvin are denoted by q, k, and T, respectively. The conduction band edge and the fermi level are denoted by E_c and E_f , respectively, and E_s and g_c are model parameters describing the trap state density. These parameters are extracted with measured I-V characteristics.

The total charge density within the GaN layer Q_{gan} is written as a function of the surface potential ϕ_{gan} as

$$Q_{\rm gan} = \sqrt{\frac{2q\varepsilon_{\rm gan}n_{\rm i,gan}}{\beta}} \{\exp(\beta\phi_{\rm gan}) - 1\}^{1/2}$$
(3.7)

It is assumed that the carrier trapping occurs at the defects in the AlGaN/GaN layers and the passivation interface with a relatively long time constant, and that the trapped carriers are distributed at the interface with the thickness of the inversion layer. The total trap charge density $Q_{\rm trap}$ is thus written as

$$Q_{\rm trap} = q N_{\rm t} \tag{3.8}$$

For calculating the potential distribution under applied bias conditions, Equation (3.2) is solved together with the Gauss law. Here it is assumed that AlGaN layer is highly resistive and causes a linearly decreasing potential drop. With this definition, the surface potential ϕ_s is calculated. The boundary condition at the gate oxide and the AlGaN surface is derived under the approximation that the potential drop, induced by creating the inversion charge, is negligible in comparison to that occurring within the non-doped AlGaN layer.



$$\frac{V_{\rm gs} - V_{\rm fb} - \phi_{\rm s}}{T_{\rm ox}} \varepsilon_{\rm ox} = \frac{\phi_{\rm s} - \phi_{\rm gan}}{T_{\rm algan}} \varepsilon_{\rm algan}$$
(3.9)

Figure 3.4: Schematic of the trap density-of-states distribution, where $E_{\rm fn}$ is the quasi-Fermi level for electrons. Two independent density-of-states are depicted.

where $V_{\rm fb}$ is the flat band voltage, $T_{\rm ox}$ is the gate oxide thickness, $T_{\rm algan}$ is the AlGaN layer thickness, and $\varepsilon_{\rm algan}$ is the permittivity of the AlGaN layer, respectively.

In the region III, additional inversion charge Q_{algan} induced at the AlGaN surface must be considered, which is a function of the surface potential ϕ_{s} and ϕ_{gan}

$$Q_{\text{algan}} = \sqrt{\frac{2q\varepsilon_{\text{algan}}n_{\text{i,algan}}}{\beta}} \{\exp(\beta\phi_{\text{s}}) - \exp(\beta\phi_{\text{gan}})\}^{1/2}$$
(3.10)

where $n_{i,algan}$ is the intrinsic carrier density in the AlGaN layer. The calculation results are depicted together with the 2D simulation results in the Figs. 3.3a and 3.3b. In the Poisson equation, carrier traps are also induced to simulate the corresponding effects in a self-consistent way, which result not only in a threshold voltage shift but also in a sub-threshold slope degradation as well as a mobility degradation. All these effects are a function of the carrier density.

In addition to the potential distribution differences, there are two further distinguished differences between the GaN-HEMT and a conventional MOSFET under normal operating conditions. One is that the 2DEG layer prevents the pinchoff condition and preserves the inversion layer at the GaN surface. The other difference is that the Schottky contacts are forcing the consumption of all potential biases applied between source and drain contacts within the semiconductor. These differences of the GaN-HEMT can be captured automatically in the compact model by solving the Poisson equation with the quasi-fermi level under the gradual channel approximation.

3.3 Model Evaluation and Discussion

3.3.1 Drain Current Modeling and Extraction of the Trap Density

Figure 3.5 shows a schematic of the studied GaN-HEMT structure. The device has an MIS structure with a SiN layer between the AlGaN and the gate electronode



Figure 3.5: Cross-sectional schematic of the studied GaN-HEMT structure with dual-FP technique at the gate and the source electrodes.

as the insulator. In order to relax the electric field induced below the gate edge of the 2DEG region at the AlGaN/GaN interface, a structure with dual field plates on the gate and the source elactronodes has been developed.

The developed GaN-HEMT compact model equations are added to the industrystandard model HiSIM_HV for power MOSFETs to additionally solve the resistance effect consistently by introduction of internal nodes [17, 18]. HiSIM_HV solves the potential distribution along the surface by solving the Poisson equation iteratively. The HiSIM compact model determines the complete potential distribution along the device including the surface potential at the source side ϕ_{s0} , the potential at the pinch-off point ϕ_{sl} , and additionally at the internal node within the resistive drift region [42]. In the GaN-HEMT compact model, the gradual-channel approximation together with approximations of an idealized gate structure are used. Then the equation for the drain current I_{ds} can be written as shown in Equation (3.11) to Equation (3.14).

$$I_{\rm ds} = \frac{W_{\rm gate}}{L_{\rm gate}} \mu \frac{I_{\rm dd}}{\beta} \tag{3.11}$$

$$I_{\rm dd} = (Q_1 - Q_0) - \frac{\beta}{2}(Q_1 + Q_0)(\phi_{\rm ganl} - \phi_{\rm gan})$$
(3.12)

$$Q_0 = \sqrt{\frac{2q\varepsilon_{\text{gan}}n_{\text{i,gan}}}{\beta}} \{\exp(\beta\phi_{\text{gan}}) - 1\}^{1/2}$$
(3.13)

$$Q_{\rm l} = \sqrt{\frac{2q\varepsilon_{\rm gan}n_{\rm i,gan}}{\beta}} \{\exp(\beta(\phi_{\rm ganl} - V_{\rm ds})) - 1\}^{1/2}$$
(3.14)

where W_{gate} and L_{gate} are the gate width and the gate length, Q_0 and Q_1 are the charge densities at the source side and the drain side, respectively. The carrier mobility μ considers both high and low electric field.

Furthermore, the trap density is extracted to reproduce the measured $I_{\rm ds}$ - $V_{\rm gs}$ characteristics. In general, device degradation is caused by carrier-trapping effects. Especially, the threshold voltage and the subthreshold slope is determined only by the device parameter values such as the impurity concentration. In developed compact model HiSIM-GaN, the trapping event is assumed to be a long-term event. Figures 3.6a and 3.6b shows the comparison of measured and simulated $I_{\rm ds}$ - $V_{\rm gs}$ characteristics with and without extracted trap density. Symbols are measurements, dashed line is HiSIM-GaN simulation results without the trap density, and solid line is HiSIM-GaN simulation results with extracted trap density. It is shown that the trap density is clearly influenced on the I_{ds} - V_{gs} characteristic. The trap density is extracted to reproduce the measured $I_{\rm ds}$ - $V_{\rm gs}$ characteristics. The subthreshold slope is determined only by the device parameter values such as the impurity concentration. The trap density of the HiSIM-GaN model is extracted as static trap density mostly from the subthreshold slope of measured $I_{\rm ds}$ - $V_{\rm gs}$ characteristics, because trap charge $N_{\rm t}$ also degrades the subthreshold slope [38]. The extracted trap density of $1.0 \times 10^{12} \text{cm}^{-2}$ is about ten times larger than that for silicon power devices [46, 47].



Figure 3.6: Comparison of measured and simulated $I_{\rm ds}$ - $V_{\rm gs}$ characteristics with fixed $V_{\rm ds}$ of 0.1V with and without extracted trap density.

3.3.2 Parameter Extraction Results

In order to investigate GaN-HEMT-based circuit simulation, the model parameter extraction for HiSIM-GaN was performed. Figures 3.7, 3.8, and 3.9 show parameter extraction results for reproducing the I-V characteristics at the room temperature. Symbols are measurements, and solid line is HiSIM-GaN simulation results. As shown in Figs. 3.7 and 3.8, the studied GaN-HEMT device is the normally-on device. In general, it is essential to be a normally-off device in the case of using as the switching device for power electronics. In resent years, high



(c) Transconductance

Figure 3.7: $I_{\rm ds}$ - $V_{\rm gs}$ and $G_{\rm m}$ - $V_{\rm gs}$ characteristics at the room temperature with fixed $V_{\rm ds}$ of 0.1V. Symbols are measurements and lines are simulation results.



(c) Transconductance

Figure 3.8: $I_{\rm ds}$ - $V_{\rm gs}$ and $G_{\rm m}$ - $V_{\rm gs}$ characteristics at the room temperature with $V_{\rm ds}$ =0.5, 1, and 10V. Symbols are measurements and lines are simulation results.



Figure 3.9: I_{ds} - V_{ds} characteristics at the room temperature from V_{gs} =-12 to 3 V. Symbols are measurements and lines are simulation results.

voltage normally-off GaN-HEMT devices are widely used in series connected with low voltage Si-MOSFETs for normally-off Cascode structure [59]. In the $G_{\rm m}$ - $V_{\rm gs}$ characteristic with $V_{\rm ds}$ =10V shown in Figure 3.8c, different slope are observed above threshold voltage. Self-heating effect can accurately predict the first slope and the second slope is mainly governed by the velocity saturation model. It is seen that HiSIM-GaN results are in good agreement with measurements.

3.4 Summary

This chapter presented the modeling for DC characteristics. Since specific features of GaN-HEMTs cannot be expressed by existing bulk-MOSFET models, in this thesis, a newly developed compact model HiSIM-GaN, based on the Poisson equation including trap density and all charges induced within the studied device, have been presented. All other possible phenomena in case of high-voltage applications, such as the resistance and the self-heating effect have been modeled in the same way as in HiSIM_HV. For characterizing GaN-HEMT's features, surface potential values at AlGaN and GaN surfaces are important. HiSIM-GaN model was successful to the reproduction of the potential distribution calculated by 2D device simulation. It have been demonstrated the validity of the developed model by performing the parameter extraction of the measured GaN-HEMT's characteristics. It was demonstrated that measured DC characteristics of this GaN-HEMT technology are well reproduced.

Furthermore, in HiSIM-GaN trapping model, shallow and deep trap densities are approximated by exponential functions of energy. Influence of trapped carriers is consistently considered not only on the potential distribution but also on the other characteristics such as the mobility, which is determined by charge densities calculated from the potential distribution. In developed HiSIM-GaN model, trap density $N_{\rm trap}$ is extracted from the measured sub-threshold slope. Where the trapping event is assumed to be a long-term event in HiSIM-GaN. Trap density extracted from measured $I_{\rm ds}$ - $V_{\rm gs}$ characteristics is considered as static trap density. This static trap density means that time constant for trapping cannot be considered yet in the current HiSIM-GaN model.

Chapter 4 Modeling of Field Plates

4.1 Introduction

Power semiconductor devices are the key components of various inverter and converter circuits for high power applications. These high power devices determine the circuit-switching characteristics in applications such as voltage conversion or motor control. In circuit design, a compact model that accurately describes the device characteristics is a prerequisite in order to predict the power efficiency accurately [35,43,48]. Such high power efficiency of circuits is an important requirement for saving energy. It is well known that capacitances play important roles for the circuit switching performances, because charging/discharging according to the bias change depends on the capacitance characteristics of the devices. Therefore, in order to predict power efficiency accurately in circuit simulation, accurate modeling of capacitance characteristics is a key task. In this chapter, therefore, the new capacitance model of the field-plate (FP) effect is presented.

4.2 Analysis of Field-Plate Capacitance using 2D Device Simulation

To analyze in detail field-plate effects physically, two-dimensional simulations are performed using Sentaurus-TCAD device simulator [49]. Device simulators solve numerically the basic device equations given in Eqs. (2.1)-(2.3) is inherently solved. Figure 4.1 shows the 2D device simulation result for the electron density in a cross section of th -20V and dra It can be se applying V_{gs} the fabricate gate capacita source field- (C_{extd}) . The



Figure 4.1: Sentaurus-TCAD simulation result for the electron density in a cross section of the fabricated GaN-HEMT with fixed gate-source voltage ($V_{\rm gs}$ = -20V) and drain-source voltage ($V_{\rm ds}$ = 0V). $C_{\rm int}$, $C_{\rm gfp}$, $C_{\rm sfp}$, $C_{\rm extd}$ and $W_{\rm d}$ are the intrinsic gate capacitance, gate field-plate capacitance, source field-plate capacitance, extrinsic drain capacitance and depletion layer width, respectively.

 $C_{\rm iss} (= C_{\rm gs} + C_{\rm gd}), C_{\rm oss} (= C_{\rm ds} + C_{\rm gd}), \text{ and } C_{\rm rss} (= C_{\rm gd})$ are input capacitance, output capacitance and reverse transfer capacitance, respectively. These capacitances determine the applicable frequency and switching speed when the power device is utilized for switching operations. It is important for understanding the figure of merits as the switching device for input and output electrical signal. Therefore, in this thesis, capacitance analysis is performed using $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ capacitances. Figure 4.2 shows device simulation results for $C_{\rm iss}$ as a function of $V_{\rm gs}$ at fixed $V_{\rm ds}$ of 0V, with and without gate-FP and source-FP effects. Please notice that the FPs are responsible for a shoulder in $C_{\rm iss}$, and that the gate-FP contribution dominates the $C_{\rm iss}$ - $V_{\rm gs}$ characteristic. This is because the insulator thickness under the gate-FP is thin compared with that under the source-FP.

Figure 4.3 shows the $C_{\rm rss}$ as a function of $V_{\rm ds}$ with fixed $V_{\rm gs}$ of -15V with the



Figure 4.3: $C_{\rm rss}$ - $V_{\rm ds}$ characteristic at the room temperature with fixed $V_{\rm gs}$ of -15V with the gate-FP and the source-FP simulated by TCAD.

gate and the source field-plate contribution simulated by TCAD. It is seen that the $C_{\rm rss}$ is mostly due to the FP and it reduces abruptly without this contribution. As well as for $C_{\rm iss}$ in Fig. 4.2, the gate-FP effect is also dominant for the $C_{\rm rss}$ - $V_{\rm ds}$ characteristic. As $V_{\rm ds}$ increases, the depletion layer extends further from gate edge towards drain side. When the depletion extension reaches the edge of gate-FP and source-FP, $C_{\rm gfp}$ and $C_{\rm sfp}$ are reduced. This results in an abrupt capacitance reduction of $C_{\rm iss}$ and $C_{\rm rss}$.



Figure 4.4: The relationship for the reverse transfer capacitance $C_{\rm rss}$ and the depletion layer width $W_{\rm d}$ as a function of $V_{\rm ds}$. $L_{\rm GFP}$ and $L_{\rm SFP}$ are the gate-FP length and the source-FP length, respectively.

Figure 4.4 shows the $C_{\rm rss}$ characteristic at fixed $V_{\rm gs}$ of -15V and the depletion width ($W_{\rm d}$) extension from the gate edge as a function of $V_{\rm ds}$, as simulated by TCAD, where $C_{\rm rss}$ is plotted in logarithmic scale. The $W_{\rm d}$ value is extracted from TCAD device simulation results of the electron density and is $1.0 \times 10^{10} {\rm cm}^{-3}$, which is selected to achieve stable $W_{\rm d}$ extraction for any $V_{\rm ds}$ values. It is seen that the depletion width characteristic as a function of $V_{\rm ds}$ coincides with that of $C_{\rm rss}$. Therefore, it is concluded that there is a strong correlation between the extension of the depletion width and the capacitance characteristics for the studied device. Consequently, for the accurate modeling of FP capacitances, it is important to accurately describe this extension of the depletion width in the compact model formulation.

4.3 Modeling of Field-Plate Effects

4.3.1 Empirical Modeling of Field-Plate Capacitances

Figure 4.5a shows a schematic of the studied GaN-HEMT with dual-FP technique at the gate and the source electrodes. The device uses a Metal-Insulator-Semiconductor (MIS) concept where a SiN layer is located between the AlGaN layer and the gate metal. In order to relax the electric field induced below the



(b) Capacitance modeling concept with gate and source FP effects.

Figure 4.5: Capacitance modeling concept with gate and source FP effects. $C_{\rm int}$, $C_{\rm gfp}$ and $C_{\rm sfp}$ are the intrinsic gate capacitance, the gate FP capacitance and the source FP capacitance, respectively.

gate edge of the 2DEG region at the AlGaN/GaN interface, a structure with dual-FPs on the gate and the source electrodes has been developed [12, 13, 50]. Though the FP relaxes the electric-field peak induced at the electrode edge, it acts as an additional origin of the charge accumulation, namely creation of additional capacitance. It is known that capacitances usually play important roles concerning the switching characteristic. Therefore to predict the switching characteristic accurately for accurate prediction of circuit performances, it is necessary to predict capacitance characteristics accurately a well [35]. In a normally-on device, the FP effect is dominant under the depletion condition, where intrinsic capacitances remain small. Figure 4.5b depicts different contributions to $C_{\rm gd}$ [35]. It is seen that the total capacitance of GaN-HEMTs with dual-FPs is formed by three major components: the intrinsic gate capacitance $C_{\rm int}$, the gate-FP induced capacitance



Figure 4.6: Comparison of measured and simulated $C_{\rm iss}$ - $V_{\rm gs}$ characteristic at room temperature with fixed $V_{\rm ds}$ of 0V.

 $C_{\rm gfp}$ and the source-FP induced capacitance $C_{\rm sfp}$. The total capacitances formed by these three components by using three different non-linear *tanh* functions as follows.

$$C_{\rm int} = C_1 \cdot tanh(C_2 \cdot V_{\rm dg} - C_3) + C_4 \tag{4.1}$$

$$C_{\rm gfp} = C_5 \cdot tanh(-C_6 \cdot V_{\rm dg}) + C_7 \tag{4.2}$$

$$C_{\rm sfp} = C_8 \cdot tanh(C_9(V_{\rm ds} - C_{10})) + C_{11} \tag{4.3}$$

where C_1 - C_{11} are model parameters for measured capacitance characteristics. For reproducing the V_{dg} (= V_{ds} - V_{gs}) dependence of the capacitance C_{gd} , influence of the depletion width extended from the drain contact must be considered. This depletion width extension diminishes the capacitor length, namely, the FP length. This intrinsic part can be calculated simply from the potential values ϕ_s and ϕ_{gan} [43]. All other possible phenomena in the case of high-voltage applications, such as the resistance and the self-heating effect have been modeled in the same way as in HiSIM_HV, an industry-standard compact model for power MOSFETs [17,18,29]. Figure 4.6 shows the C_{iss} - V_{gs} at V_{ds} =0 V characteristic, where the abrupt reduction at the subthreshold region is caused by the gate depletion. The depletion width extension from the gate reaches the gate-FP edge by decreasing $V_{\rm gs}$ ($V_{\rm gs} < -50$ V), and $C_{\rm iss}$ is further reduced.

Figure 4.7a shows the $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ characteristic at room temperature with fixed $V_{\rm gs}$ =-15 V. Symbols show the measurement data, dashed lines show the HiSIM-GaN simulation result without both the gate and the source FP effects, and solid lines show HiSIM-GaN simulation result with both the gate and the source FP effects. For the same reason, the reverse transfer capacitance $C_{\rm rss}$ shown in Figure 4.7a decreases beyond a certain $V_{\rm ds}$ value. Namely, the depletion width under the gate is extended to the gate FP edge by increasing $V_{\rm ds}$. Figure 4.7b shows the $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ characteristic with logarithmic scale. The first abrupt reduction of $C_{\rm rss}$ observed at $V_{\rm ds}$ =50 V is caused by the extension of the depletion width to the gate is extended to the source-FP edge, and the 2nd abrupt reduction of the $C_{\rm rss}$ is caused at $V_{\rm ds}$ =80 V. As a result, empirical FP capacitances model of HiSIM-GaN reproduces measured C-V characteristics by considering field-plate effects. Furthermore, as shown in Figs 4.7a and 4.7b, this model can represents that capacitance of the low $V_{\rm ds}$ are increased by considering field-plate effects.

4.3.2 Physics-based Modeling of Field-Plate Capacitances

Figure 4.8 schematically shows the depletion extension into the 2DEG region by applying $V_{\rm ds}$ on drain contact [51]. The potential distribution along the device surface is described by surface potential values, $\phi_{\rm s0}$, $\phi_{\rm sL}$, $V_{\rm ddp}$, and $V_{\rm ds}+\phi_{\rm s0}$. These values are solution of HiSIM-GaN solved iteratively. Due to the 2DEG charge distributed at the surface, the resistance effect along the drift region is negligible, and thus the potential difference between $V_{\rm ddp}$ and $V_{\rm ds}+\phi_{\rm s0}$ is negligible. Following the conventional modeling approach, it is derived an equation for the relationship between the electric-field in the depletion layer $(E_{\rm y})$ and the total charge induced in the extended depletion layer $(Q_{\rm 2DEG})$ by applying the Gauss law [52].



Figure 4.7: Comparison of the modeled $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ with measurements at fixed $V_{\rm gs}$ of -15 V and room temperature. Symbols are measurements and lines are simulation results.



Figure 4.8: Schematic diagram of the depletion extension and the surface potential distribution in the 2DEG channel region.

$$W_{\rm x} \cdot \frac{dE_{\rm y}}{dy} = \frac{Q_{\rm 2DEG}}{\epsilon_{\rm gan}} \tag{4.4}$$

where W_x and ϵ_{gan} are the thickness of the depletion region and the permittivity of GaN, where a linearly increasing potential distribution is approximated along the y direction (see Fig. 4.8). Eq. (4.4) describes the field strength, which is required to induce depletion condition to compensate $Q_{2\text{DEG}}$. The depletion width W_x is a function of the surface potential with negligible V_{ds} contribution [53].

$$W_{\rm x} = \left(\frac{2 \cdot \epsilon_{\rm gan} \cdot \phi_{\rm s}}{q \cdot N_{\rm gan}}\right)^{\frac{1}{2}} \tag{4.5}$$

Namely, ϕ_s is approximated to ϕ_{s0} . Here q and N_{gan} are the electron charge and the impurity concentration in the GaN layer. Since, the GaN layer is non-doped, N_{gan} is equal to the intrinsic carrier density of GaN, which is of the order of 10^{-10} cm⁻³ This means that the depletion layer thickness fulfills nearly always whole the GaN layer. Therefore, it is assumed that W_x is equal to the thickness of the GaN layer thickness T_{GAN} under the strong inversion condition.

The assumption of a quadratic surface potential increase in the depletion layer leads to following description of the electric-field E_y .

$$E_{\rm y} = \frac{2 \cdot V_{\rm ds}}{W_{\rm d}^2} \cdot y \tag{4.6}$$

The depletion width (W_d) extends from the gate edge into the drain-contact direction and is calculated with Eq. (4.4) and Eq. (4.6)

$$W_{\rm d} = \left(\frac{W_{\rm x} \cdot 2 \cdot V_{\rm ds} \cdot \epsilon_{\rm gan}}{Q_{\rm 2DEG}}\right)^{\frac{1}{2}} \tag{4.7}$$

The AlGaN layer, the insulator layer, and the passivation layer capacitances are connected in series. Thus, the gate-FP, the source-FP and the extrinsic drain capacitances per unit area under unbiased conditions are calculated by the following equations.

$$C_{\rm gfp0} = \frac{1}{\frac{T_{\rm ALGAN}}{\epsilon_0 \epsilon_{\rm ALGAN}} + \frac{T_{\rm SIN}}{\epsilon_0 \epsilon_{\rm SIN}} + \frac{T_{\rm GFP}}{\epsilon_0 \epsilon_{\rm PAS}}}$$
(4.8)

$$C_{\rm sfp0} = \frac{1}{\frac{T_{\rm ALGAN}}{\epsilon_0 \epsilon_{\rm ALGAN}} + \frac{T_{\rm SIN}}{\epsilon_0 \epsilon_{\rm SIN}} + \frac{T_{\rm SFP}}{\epsilon_0 \epsilon_{\rm PAS}}}$$
(4.9)

$$C_{\text{extd0}} = \frac{1}{\frac{T_{\text{ALGAN}}}{\epsilon_0 \epsilon_{\text{ALGAN}}} + \frac{T_{\text{SIN}}}{\epsilon_0 \epsilon_{\text{SIN}}} + \frac{T_{\text{EXTD}}}{\epsilon_0 \epsilon_{\text{PAS}}}}$$
(4.10)

As shown in Figure 4.9, T_{ALGAN} , T_{SIN} , T_{GFP} , T_{SFP} , and T_{EXTD} are the thicknesses of the AlGaN layer, the SiN insulator, the insulator under the gate-FP, the insulator under the source-FP, and the passivation layer, respectively. Furthermore, ϵ_0 , ϵ_{ALGAN} , ϵ_{SIN} , and ϵ_{PAS} are the permittivities of the vacuum, the AlGaN layer, the SiN layer, and the passivation layer, respectively. Using FP capacitances defined by Eqs. (4.8)-(4.10), the total charge per unit area of the gate-FP in the 2DEG region ($Q_{2DEG-gfp}$) and that of the source-FP in the 2DEG region ($Q_{2DEG-gfp}$) are modeled by following equations.

$$Q_{\text{2DEG-gfp}} = C_{\text{gfp0}} \cdot \{-(V_{\text{gs}} - V_{\text{bs}}) + V_{\text{FBGFP}} - \phi_{\text{sover}}\}$$
(4.11)



Figure 4.9: Cross-sectional schematic of the GaN-HEMT with the dual-field-plate (FP) (the gate field-plate and the source field-plate) technique.

$$Q_{\text{2DEG_sfp}} = C_{\text{sfp0}} \cdot \{-(V_{\text{gs}} - V_{\text{bs}}) + V_{\text{FBSFP}} - \phi_{\text{sover}}\}$$
(4.12)

where V_{FBGFP} and V_{FBSFP} are model parameters for the flat-band voltage of the gate-FP and the flat-band voltage of the source-FP, respectively. These flat-band voltages are in principle determined by the impurity concentrations and the interface conditions. However, their exact values are mostly not known. Therefore, we keep them as model parameters. The surface potential ϕ_{sover} in Eqs. (4.11) and (4.12) is calculated by solving the Poisson equation for the gate field-plate and the source field-plate individually. Similarly, the extrinsic drain charge in the 2DEG region ($Q_{\text{2DEG},\text{extd}}$) is modeled by following equation.

$$Q_{\text{2DEG}\text{-extd}} = C_{\text{extd0}} \cdot \{-(V_{\text{gs}} - V_{\text{bs}}) + V_{\text{FBEXTD}} - \phi_{\text{sover}}\}$$
(4.13)

where V_{FBEXTD} is the flat-band voltage of the extrinsic drain side. Due to expansion of the depletion layer under the gate field-plate to the y direction, the total charge in the 2DEG region, as defined by Eqs. (4.11)-(4.13), is reduced. Using the depletion layer width (W_d) of Eq. (4.7) and Eqs. (4.11)-(4.13), effective charges in the 2DEG region Q_{ovd} are calculated by Eqs. (4.14)-(4.16). i) $L_{\rm GFP}$ - $W_{\rm d} \ge 0$

$$Q_{\text{ovd_gfp}} = W_{\text{eff}} \cdot (L_{\text{GFP}} - W_{\text{d}}) \cdot Q_{\text{2DEG_gfp}}$$
(4.14)

ii) $(L_{\text{GFP}} + L_{\text{SFP}}) - W_{\text{d}} \ge 0$

$$Q_{\text{ovd_sfp}} = W_{\text{eff}} \cdot \left(L_{\text{SFP}} - \left(W_{\text{d}} - L_{\text{GFP}} \right) \right) \cdot Q_{\text{2DEG_sfp}}$$
(4.15)

iii) $(L_{\text{GFP}} + L_{\text{SFP}} + L_{\text{EXTD}}) - W_{\text{d}} \ge 0$

$$Q_{\text{ovd}_{\text{extd}}} = W_{\text{eff}} \cdot \left(L_{\text{EXTD}} - \left(W_{\text{d}} - \left(L_{\text{GFP}} + L_{\text{SFP}} \right) \right) \right) \cdot Q_{\text{2DEG}_{\text{extd}}}$$
(4.16)

Here W_{eff} , L_{GFP} , L_{SFP} and L_{EXTD} are the effective channel width, the gate-FP length, the source-FP length and the length from the edge of the drain electrode to the edge of the source FP, respectively. By differentiating the modeled charges in the region Q_{ovd} with respect to the drain-source voltage V_{ds} , the gate-FP capacitance (C_{gfp}) , the source-FP capacitance (C_{sfp}) and the extrinsic drain capacitance (C_{extd}) are finally obtained by following equations.

$$C_{\rm gfp} = \frac{dQ_{\rm ovd_gfp}}{dV_{\rm ds}} \tag{4.17}$$

$$C_{\rm sfp} = \frac{dQ_{\rm ovd_sfp}}{dV_{\rm ds}} \tag{4.18}$$

$$C_{\text{extd}} = \frac{dQ_{\text{ovd}_\text{extd}}}{dV_{\text{ds}}} \tag{4.19}$$

Together with the field-plate induced capacitance, total capacitance components are described as

$$C_{\rm iss} = C_{\rm iss_int} + C_{\rm gfp} + C_{\rm sfp} \tag{4.20}$$

$$C_{\rm oss} = C_{\rm oss_int} + C_{\rm gfp} + C_{\rm sfp} + C_{\rm extd}$$

$$(4.21)$$

where C_{iss_in} respectively.



Figure 4.10: HiSIM-GaN calculated input capacitance $C_{\rm iss}$ as a function of $V_{\rm gs}$ compared with TCAD device simulation.

Figure 4.10 compares simulated $C_{\rm iss}$ - $V_{\rm gs}$ characteristics by TCAD with those of the developed model with circuit simulator HSPICE [54]. It is seen that the 1st abrupt capacitance reduction by applying larger $V_{\rm gs}$ than the threshold voltage ($V_{\rm th}$) and the 2nd abrupt capacitance reduction, caused by the depletion layer reaching the edge of the gate-FP, are well reproduced by adopting the developed capacitance model. Figure 4.11 compares simulated $C_{\rm iss}$, $C_{\rm oss}$ and $C_{\rm rss}$ characteristics as a function of $V_{\rm ds}$ by TCAD to those calculated by using the developed model. As $V_{\rm ds}$ increases, the depletion layer reaches the edge of the gate-FP and the 1st abrupt capacitance reduction is caused by the decreasing gate-FP capacitance. By applying still larger $V_{\rm ds}$, a 2nd abrupt capacitance reduction occurs due Figure 4.11: pared with

to the decre

the edge of

compact mo



Figure 4.12: Measured and simulated $I_{\rm ds}$ - $V_{\rm gs}$ characteristics at $V_{\rm ds}$ =0.1V (inset). Comparison of modeled $C_{\rm iss}$ - $V_{\rm gs}$ with measurements at room temperature and fixed $V_{\rm ds}$ of 0V. Symbols are measurements and lines are HiSIM-GaN simulation results. The threshold voltage ($V_{\rm th}$) for the studied GaN-HEMT is about -4.0V.

Figure 4.12 shows the comparison of the modeled $C_{\rm iss}$ as a function of $V_{\rm gs}$ with measurements at room temperature and fixed $V_{\rm ds}$ of 0V, to test the practical validity of the de as Fig. 4.12, with measur Figs. 4.12 ar by the devel plicated bias fitting any p



Figure 4.13: Comparison of the modeled $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ with measurements at room temperature and fixed $V_{\rm gs}$ of -15V.

4.5 Summary

This chapter presented the analysis of the field-plate capacitance by 2D device simulation. In the studied GaN-HEMT device with dual FPs above the gate and the source electrodes, abrupt capacitance reduction of $C_{\rm iss}$ and $C_{\rm rss}$ caused by the depletion extension reaches the edge of gate-FP and source-FP. As a result of the analysis of 2D device simulation, there is a strong correlation between the $C_{\rm rss}$ and the depletion layer width. Hence, for the accurate modeling of field-plate capacitances, it is important to accurately describe the extension of the depletion width. This chapter also presented two new capacitance modeling approaches for fieldplates relaxing the electric field induced below the gate edge of the 2DEG region at the AlGaN/GaN interface. As the first approach, an empirical capacitance model is developed. In the developed empirical model, the total capacitance, which is formed by three major components; the intrinsic gate capacitance $C_{\rm int}$, the gate field-plate capacitance $C_{\rm gfp}$, and the source field-plate capacitance $C_{\rm sfp}$, is modeled by using three different non-linear tanh functions. The empirical model reproduces the measured capacitance characteristics. As the second approach, the physicsbased capacitance model is proposed. The proposed physics-based model is based on the surface potential calculated from the Poisson equation and successfully reproduces the simulated capacitance characteristics by TCAD device simulation and also the experimental measurement results.

Chapter 5 Analysis of Circuit Performance

5.1 Introduction

The compact model is a powerful tool for the power electronics design. Although some previous models were proposed, the power efficiency prediction has not been well analyzed. In circuit design, the power efficiency is an important concern for high power applications. In fact, devices based on GaN material can realize lower power loss in certain application types because their on-resistance is lower than for corresponding Si-based devices. For accurate analysis, the compact model must be constructed with not only the intrinsic GaN-HEMT part but also its parasitic components. In particular, in high frequency power-electronics applications over 1 MHz, these parasitic capacitances and inductances of pF and nH order, respectively, cannot be ignored for accurate efficiency prediction and switching-noise analysis [55].

This chapter indicates the newly developed compact model HiSIM-GaN, which includes a capacitance model of FP structures. The analysis results quantify the parasitic component influence upon power efficiency and voltage/current oscillations during switching.

5.2 Boost Converter Circuit

The boost converter circuit is a main DC/DC converter circuit and employed to the power-factor-correlation (PFC) circuit in the AC/DC converter for the personal compu of operation of the simpl

Fig 5.1a, cui

tor stores so

the switch is

is through tl



Figure 5.1: Circuit diagram of the simplified boost converter circuit

Figure 5.2 shows the typical waveforms of the current flowing through the inductor in the simplified boost converter circuit. When the switch is ON state as shown Fig 5.1a, the inductor voltage $V_{\rm L}$ is given by

$$V_{\rm L} = L \frac{di_{\rm L}}{dt} \tag{5.1}$$

where $i_{\rm L}$ is the current flowing through the inductor. During the ON state, the inductor voltage ($V_{\rm L}$) is equal to the input voltage ($V_{\rm in}$). Therefore, the increase



Figure 5.2: Example of the current flowing through the inductor in the simplified boost converter circuit as shown in Figs 5.1a and 5.1b.

of the current flowing the inductor $(\Delta i_{\text{L-on}})$ is

$$\Delta i_{\text{L-on}} = i_2 - i_1 \tag{5.2}$$
$$= \frac{1}{L} \int_0^{\delta T_{\text{SW}}} V_{\text{L}} dt$$
$$= \frac{1}{L} V_{\text{in}} \delta T_{\text{SW}} \tag{5.3}$$

where $T_{\rm SW}$ and $T_{\rm ON}$, δ are the time period, the time during the on-state, and the duty ratio $(T_{\rm ON}/T_{\rm SW})$, respectively.

On the other hand, when the switch is OFF state as shown Fig 5.1b, the inductor current flows through the load. By assuming the voltage drop is zero in the diode and a capacitor C is large enough for the its voltage to remain constant, the inductor voltage $V_{\rm L}$ is given by

$$V_{\rm L} = V_{\rm out} - V_{\rm in} = L \frac{di_{\rm L}}{dt}$$
(5.4)
During the OFF state, the inductor current is reduced as the impedance is higher. Therefore, the decrease of the current flowing the inductor $(\Delta i_{\text{L-on}})$ is

$$\Delta i_{\text{L-off}} = i_2 - i_1 \tag{5.5}$$
$$= \frac{1}{L} \int_{\delta T_{\text{SW}}}^{T_{\text{SW}}} V_{\text{L}} dt$$
$$= \frac{1}{L} (V_{\text{out}} - V_{\text{in}})(1 - \delta) T_{\text{SW}} \tag{5.6}$$

In the steady state condition as the current through the inductor does not change abruptly, the current at the end of switch on state and the current at the end of switch off state should be equal. Also the currents at the start of switch off state should be equal to current at the end of switch on state. From Eqs. 5.3 and 5.6, the relationship between the output voltage (V_{out}) and the input voltage (V_{in}) are calculated as follows.

$$V_{\rm out} = \frac{1}{1 - \delta} V_{\rm in} \tag{5.7}$$

Equation 5.7 shows that the output voltage (V_{out}) is always higher than the the input voltage (V_{in}) , and that it increases with the duty ratio δ , theoretically to infinity as δ approaches 1.

5.3 Circuit Analysis and Discussion

Table 5.1: Measurement conditions for the studied boost converter circuit.

	$V_{ m in}$	50 V
	$R_{ m g}$	20Ω
	High (on)	0 V
$V_{\rm gs}$	Low (off)	-12 V
(pulse)	Frequency	1MHz
	Duty Ratio	50 %

Figure 5.3: circuit. Mea a switching



Figure 5.4: Pict



Figure 5.5: Picture of the measured boost converter.

Figure 5.3 shows the circuit diagram of the studied boost converter circuit. To analyze the switching characteristics, parasitic elements induced in the measurement setup are considered explicitly. Since the measurements include additional parasitic effects in the circuit as depicted in Fig. 5.3, all these parasitic values were separately extracted and included in the simulation as well. Two parasitic inductances of 20 nH are added to both the drain and the source side of the GaN-HEMT. Additionally, a parasitic inductance of 7 nH is added to the anode side of the SiC-based Schottky-Barrier-Diode (SBD). A parasitic capacitance of 10 pF is considered between the drain and the source. These values of the parasitic elements are slightly adjusted from their nominal values to reproduce measured switching-on characteristics. Other element values within the circuit are fixed to their nominal values. Figure 5.4 is shown the picture of the measurement system for switching characteristics. Switching characteristics, such as waveforms, the rise time and the fall time, are able to be measured with an oscilloscope. And Figure 5.5 is shown the picture of the measured boost converter circuit. The gate driver provides the gate input signal $(V_{\rm gs})$ to the studied GaN-HEMT as the Device-Under-Test (DUT).

5.3.1 Contribution of Trap Density Effects

In this subsection, the trap density in the device was studied to clarify the influence of the current collapse phenomena upon the power efficiency. Figures 5.6a and 5.6b show a comparison of the measured and simulated switching-on waveform of the studied circuit shown in Fig. 5.3. Dotted lines show measurement data, and solid lines show HiSIM-GaN simulation results with trap density extracted from DC and transient measurement, respectively. It is seen that the trap density strongly affects the turn-on switching waveform and the measured turn-on waveform is well reproduced by considering one half of the trap density extracted by the measured I-V characteristics.

The trapped carrier inclusion in HiSIM-GaN leads to good reproduction of the



(a) The trap density $N_{\rm trap} = 1.0 \times 10^{12} {\rm cm}^{-2}$ extracted from DC measurement.



(b) The trap density $N_{\rm trap}=0.5\times10^{12}{\rm cm}^{-2}$ extracted from transient measurement.

Figure 5.6: Comparison of the measured and the simulated turn-on switching waveforms of the studied boost converter circuit (see Fig. 5.3).



Figure 5.7: Measured and simulated power efficiency of the studied GaN-based boost converter circuit (see Fig. 5.3) with a gate resistance of $R_{\rm g}=20~\Omega$.

where $P_{\rm in}$ and $P_{\rm out}$ are the input power consumption and the output power consumption. As shown in Eq. (5.8), $P_{\rm in}$ is calculated by the integration of the product between the input current $I_{\rm in}$ and the input voltage $V_{\rm in}$ (see Fig. 5.3). Similarly, $P_{\rm out}$ is calculated by the integration of the product between the output current $I_{\rm out}$ and the output voltage $V_{\rm out}$ (see also Fig. 5.3).

Figure 5.7 shows a comparison of measured and simulated power efficiency of the studied circuit for different trap densities. Symbols are measurements, the dashed line is dashed line is HiSIM-GaN simulation result with trap density extracted from DC measurement, and the solid line is HiSIM-GaN simulation result with trap density extracted from transient measurement. The extracted trap density of the used device was 0.5×10^{12} cm⁻². It corresponds to 5% of the 2DEG density, which is approximately 1.0×10^{13} cm⁻². The power efficiency under heavy ($I_{out} \ge 0.1$ A) load current condition decreases remarkably for higher trap density, due to the increased conduction loss induced by the current-collapse phenomenon, which substantially degrades the power efficiency. It is seen that, by considering half of trap density extracted from DC measurements, the measured power efficiency is well reproduced. The trap density shifts the threshold voltage to higher values, resulting in the reduction of the conductivity. The conductivity loss leads to the efficiency reduction. An interesting observation is that the trap density extra tion. Becaus extracted fro



Figure 5.8: Measured increase ratio of on-voltage as a function of V_{ds} for different switching frequencies.

The trapping event contribution to the circuit performance is discussed as follows. Figure 5.8 shows the measured increase ratio of on-voltage as a function of $V_{\rm ds}$ for different switching frequencies. The measured on-resistance increase ratio is about 5% in the specified range of operation conditions for the studied circuit. This result suggests that the dynamically active trap density is different from the trap density under the DC condition. Therefore, re-extraction of $N_{\rm trap}$ was required for transient simulations. It is known that the trap event requires time to accomplish, namely, the time constant. If the time constant is longer than the switching speed, only a small amount of carriers can be trapped. This effect must be included.

5.3.2 Contribution of Field-Plate Effects

Furthermore, the contribution of the field-plate capacitance upon the circuit performance was studied. Figure 5.9 shows a contribution of field-plate effects upon the power efficiency in the studied circuit shown as Fig. 5.3. Symbols are measurements, the dashed line is HiSIM-GaN simulation result without the gate and the source field-

both the gat



Figure 5.9: Contribution of field-plate effects upon the power efficiency in the studied circuit shown in Fig. 5.3.

Under light-load-current condition of $I_{out} < 0.1$ A, the switching loss dominates in the total loss because the switching time is determined by the charging of the output capacitance C_{oss} with the small drain-source current I_{ds} of the GaN-HEMT as the DUT. Since I_{ds} is small, charging of output capacitance C_{oss} becomes slow. Therefore the FP structure affects C_{oss} , power efficiency under light-loadcurrent condition is clearly influenced. On the other hand, under heavy-loadcurrent condition of $I_{out} \geq 0.1$ A, the conduction loss is dominant for the total loss. Since the FP structure does not modulate the on-resistance, the influence of the FP length upon the efficiency is small as shown in Fig. 5.9. The HiSIM-GaN model achieved reproduction the measured power efficiency by considering parasitic components and the FP capacitance accurately.

Figure 5.10a depicts the measured power efficiency of the studied circuit with the gate resistance $R_{\rm g}$ of 20 Ω . It is seen that the peak value of the measured power efficiency is at the output load current $I_{\rm out}$ of 0.1A. Therefore, it have been defined $I_{\rm out} < 0.1$ A to be the low-load-current condition and $I_{\rm out} \ge 0.1$ A to be the high-loadcurrent condition. In order to confirm the effect of field-plate (FP) capacitances for power efficiency, it was simulated two different $R_{\rm load}$ conditions ($R_{\rm load}=660 \ \Omega$ and 1700 Ω) as i and simulate the drift regi which repres in Fig. 4.9.



(b) The drift region length L_{drift} dependency of the power efficiency

Figure 5.10: (a) Measured power efficiency of the studied GaN-based boost converter circuit (see Fig. 5.3) with a gate resistance $R_{\rm g}$ of 20 Ω , (b) Comparison of measured and simulated power efficiency of the studied circuit by considering the ratio of the drift region length $L_{\rm drift}$ to the reference drift region length $L_{\rm drift_ref}$ under high-load-current condition with $R_{\rm load}$ of 660 Ω and low-load-current condition with $R_{\rm load}$ of 1700 Ω .

total loss, because the switching time is determined by the charging of the output capacitance $C_{\rm oss}$, which becomes longer due to the smaller drain-source current $I_{\rm ds}$ of the DUT in the studied circuit. Therefore, the FP structure affects $C_{\rm oss}$ and the power efficiency. As shown in Fig. 5.10b, the HiSIM-GaN simulation result with $R_{\rm load}$ of 1700 Ω verifies that the efficiency remarkably depends on $L_{\rm drift}$ in the low-load-current condition because $C_{\rm oss}$ increases with the FP length. On the other hand, under high-load-current condition, the conduction loss is dominant for the total loss. Since the FP structure does not modulate the on-resistance, the influence of the FP length upon the efficiency is small as shown in Fig. 5.10b for HiSIM-GaN simulation result with $R_{\rm load}$ of 660 Ω . From these obtained results, the validity of our developed compact HiSIM-GaN model was successfully confirmed.

5.3.3 Contribution of Parasitic Circuit Components

Finally, the influence of parasitic components upon the switching waveforms and the power efficiency was studied. Figures 5.11a and 5.11b show the contribution of considerable parasitic components upon the turn-on switching characteristic shown as Fig. 5.3. Dotted lines show measurement data, and solid lines show HiSIM-GaN simulation results with and without parasitic components, respectively. It is seen that the simulated turn-on switching waveform reproduces the measured waveform well by considering these capacitive and inductive parasitic components as shown in Fig. 5.11a. The trap density $N_{\rm trap}$ was held constant $(0.5 \times 10^{12} {\rm cm}^{-2})$ during the simulations to clearly see the influence of the parasitic components. In order to verify the capacitive and inductive parasitic components, the turn-on switching characteristics were simulated without parasitic components as shown in Fig. 5.11b. In the simulation result, the ringing during the switching disappeared due to the removed parasitic components. Therefore, these parasitic components must be considered to reproduce the switching waveform and to analyze the Electro Magnetic Interference (EMI) switching-noise.

The influence of parasitic components for the power efficiency is discussed as



(b) Without parasitie components

Figure 5.11: Contribution of considered parasitic components upon the turn-on switching characteristic. Gate resistance $R_{\rm g}=110 \ \Omega$ and load resistance $R_{\rm load}=1120 \ \Omega$ are applied.

follows. As shown in Figure 5.12, under light $(I_{out} < 0.1A)$ and heavy $(I_{out} \ge 0.1A)$ load-current conditions, parasitic component contributions for the power efficiency are observed clearly. As a result, in order to predict the power efficiency



Figure 5.12: Contribution of considered parasitic components upon the power efficiency in the studied circuit.

accurately, the estimation and inclusion of parasitic components is necessary for accurate simulation.

5.4 Summary

In this chapter, in order to test the accuracy of the developed compact model for the prediction of circuit characteristics, the circuit simulation analysis of a boost converter circuit has been performed. The circuit simulation results are in good agreement with the measurement results by considering all necessary effects, such as the trap density, the field-plate capacitance and circuit parasitic components. Furthermore, the quantitative contributions of device and circuit parasitic components upon switching characteristics and power efficiency have been investigated.

- Trapping density effects
 - Power efficiency at Heavy load current condition
- Field-plate effects
 - Power efficiency at Light load current condition
- Parasitic components

 Power efficiency and switching noise at both Heavy and Light load current conditions

Consequently, the extraction and the modeling of field-plate effects, parasitic components and carrier-trapping effects in the GaN-HEMT device are essential for predicting the switching waveform and the power efficiency of GaN-HEMT circuits accurately.

Chapter 6 Conclusions and Future works

In this thesis, a newly developed compact model HiSIM-GaN has been developed. The developed model have adopts the HiSIM_HV mobility model for modeling of the DC operation for GaN-HEMTs. However, specific features of GaN-HEMTs cannot be expressed by existing bulk-MOSFET models. Therefore, the developed model includes two specific features of GaN-HEMT to reproduce device characteristics of GaN-HEMTs. One is the two-dimensional electron gas induced at the AlGaN/GaN heterojunction interface. By considering all possible induced charges, the inherent 2DEG charge and the trapped charge density explicitly within the Poisson equation, the simulated GaN-HEMT characteristics by 2D device simulation can be well reproduced accurately. As a result of parameter extraction for reproducing the I-V characteristics, it was demonstrated that measured I-Vcharacteristics of this GaN-HEMT technology are well reproduced.

The second feature is the field plate, which is introduced to delocalize the electric-field peak that occurs at the electrode edge. However, an additional parasitic capacitance is induced by existence of the field-plate. Therefore, in this thesis, the analysis of the field-plate effect is performed by 2D device simulation. As a result of the analysis of 2D device simulation, it is found to be important to accurately describe the extension of the depletion width. In order to describe the field-plate effect accurately, this thesis presented both an empirical and physicsbased field-plate capacitance modeling. In the developed empirical capacitance model, the total capacitance is modeled by using three different non-linear tanh functions. As a result of parameter extraction for reproducing the C-V characteristics, it was demonstrated that measured C-V characteristics are well reproduced. This thesis also presented a new physics-based capacitance model for field plates of GaN-HEMTs. The developed physics-based model is based on the surface potential calculated from the Poisson equation. As a result, the physics-based model successfully reproduces the simulated capacitance characteristics by 2D device simulation. By performing the parameter extraction of the measured GaN-HEMT's characteristics, the capacitance characteristics of the studied GaN-HEMT technology are well reproduced.

Finally, the switching characteristic of a boost converter circuit that is a basic element of DC-DC converters was investigated. In order to investigate the influence of various parasitic components, the switching waveform and the power efficiency have been analyzed. It was confirmed, that by including all necessary effects and parasitic components, measured turn-on switching characteristics and power efficiency of this boost converter circuit were well reproduced. Furthermore, the quantitative contributions of specific features of GaN-HEMTs, which are trap density effects, field-plate capacitance effects, and parasitic components, upon the switching waveform and the power efficiency have been verified.

In general, device degradation is caused by carrier-trapping effects. Especially, the threshold voltage and the subthreshold slope are determined only by the device parameter values such as the impurity concentration. In HiSIM-GaN, the trap density is extracted to reproduce the measured I_{ds} - V_{gs} characteristics. The trapping event is assumed to be a long-term event in HiSIM-GaN. Therefore, trap density extracted from measured DC characteristics is considered as static trap density. This static trap density means that the time constant for trapping is not considered in this work. In order to reproduce the measured switching waveform and the power efficiency, the trap density has been re-extracted and was found to have a value which is one half of the density extracted with measured DC characteristics. This results suggests that the dynamically active trap density is different from the static trap density under the DC condition, and that the transient waveform is required to consider the time constant of the trap events.



A

Figure A.1: Various normally-off structures of the GaN-HEMT

A conventional GaN-HEMT as shown in Fig. 1.2 operates in the normally-on condition that means that the device does not shut down even when there is no gate voltage applied. The normally-on GaN requires negative voltage to switch to the off-state. With few options, manufacturers developed a countermeasure to transform the normally-on GaN transistors to normally-off in order to materialize the usage of GaN to power circuits. Figure A.1 shows various GaN-HEMT structures for the normally-off operation. To realize the normally-off operation in GaN-HEMTs, in general, two structural approaches and the circuit approach are utilized. The basic concept of the structural approach is the control of the 2DEG density under the gate electrode. As the 2DEG density is decreased between the drain and the source, the on-resistance is increased. Therefore, by depleting only the 2DEG charge under the gate electrode, both the low-on-resistance and the normally-off operation are realized. The methodology of the deletion of the 2DEG charge under the gate electrode is distinguished in depleting by the pr junction which is the conventional approac

C.



Figure A.2: Comparison of the simulated I_{ds} - V_{gs} characteristics at V_{ds} =5V with the normally-on conventional GaN-HEMT and the cascode structure of the normally-on GaN-HEMT with LV-MOSFET for the normally-off operation.

On the other hand, the normally-on high voltage GaN-HEMTs are widely used in series connected with low voltage Si-MOSFETs for normally-off Cascode structure as shown in Fig. A.1c [59]. Figures A.2a and A.2b shows the comparison of the simulated I_{ds} - V_{gs} characteristics at V_{ds} =5V with the normally-on conventional GaN-HEMT and the cascode structure of the normally-on GaN-HEMT with low voltage Si-MOSFET for the normally-off operation. Since the low voltage Si-MOSFET is connected the normally-on GaN-HEMT in series, the threshold voltage of the pseudo-quasi normally-off GaN-HEMT is determined by the low voltage Si-MOSFET. On the other hand, the on-resistance of the low-voltage Si-MOSFET is much smaller than that of the normally-on GaN-HEMT, the total voltage drop is dominant by the normally-on GaN-HEMT.

Appendix B Parameter Extraction Procedure

B.1 Flowchart of Parameter Extraction

Figure B.1 shows the flowchart of the HiSIM-GaN parameter extraction procedure for the main characteristics of the GaN-HEMT power device. First of all, target device characteristics are derived by the TCAD device simulation and measurements. At that time, the following items are listed as minimum necessary device characteristics.

- 1). $I_{\rm ds}$ - $V_{\rm gs}$ characteristics at the linear and the saturation regions (Including the temperature dependence).
- 2). $I_{\rm ds}$ - $V_{\rm ds}$ characteristics at the different $V_{\rm gs}$ (Including the temperature dependence).
- 3). $C_{\rm iss}$ - $V_{\rm gs}$ characteristic at fixed $V_{\rm ds}$ of 0V (only for the room temperature).
- 4). $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}-V_{\rm ds}$ characteristics at fixed $V_{\rm gs} < V_{\rm th}$ (only for the room temperature).

As a flow of actual parameter extraction, the model parameters for the threshold voltage, the low-field mobility, the high-field mobility, the resistance effect at the drift region, the seld-heating effect, and the trapping event have been extracted, targeting the DC characteristics such as $I_{\rm ds}$ - $V_{\rm gs}$ characteristics and $I_{\rm ds}$ - $V_{\rm ds}$ characteristics. Next, structural parameters of target GaN-HEMT power device have been ez

tics and $C_{\rm iss}$

characteristi

is sufficient,



Parameter extraction is finished.

Figure B.1: Flowchart showing the parameter-extraction sequence of HiSIM-GaN model parameters.

B.2 Parameter Extraction for DC Characteristics

First, before carrying out the parameter extraction, the structural information that cannot be extracted from device characteristics is acquired as process parameters. The process parameters which are minimum necessary for extracting HiSIM-GaN model parameters are shown as follows.

 \mathbf{L} : Gate length

W : Device width

TOX : Gate insulator thickness (equal to **TSIN** as shown in Figures 4.9 and B.5)

In addition, structural parameters related to field plate such as field-plate length, inter-layer dielectric thickness etc. must be necessary for the capacitance modeling.

Figure B.2a shows the extraction procedure of the threshold voltage and the trap density from subthreshold region. As a first step of the HiSIM-GaN model parameter extraction, the optimization of the subthreshold region is carried out using the $I_{\rm ds}$ - $V_{\rm gs}$ curve.

VFBC : To fit the threshold voltage

NSUBC : To fit the threshold voltage and the subthreshold slope

PTL : To fit the subthreshold slope

Two independent trap-density distributions are considered as schematically shown in Figure B.2b. One represents the shallow trap density distribution and the other represents the deep trap density distribution [44]. In HiSIM-GaN, trap density parameters are extracted from the targeted subthreshold slope. Where the trapping event is assumed to be a long-term event in HiSIM-GaN model. Therefore, extracted trap density is considered as static trap density. The static trap density means that time constant for trapping is not considered in this work.

GC1, E1 : Model parameters for the shallow trap

GC2, E2 : Model parameters for the deep trap

Figures B.3a and B.3b shows the extraction procedure of the low-field mobility from I_{ds} - V_{gs} curve and G_{m} - V_{gs} curve at the linear region. Some parameters to be extracted in this step are shown as follows.

MUECB0, MUECB1 : To fit the subthreshold slope

MUEPH0, MUEPH1 : To fit the maximum $G_{\rm m}$ value using the $G_{\rm m}$ - $V_{\rm gs}$ curve MUESR0, MUESR1 : To fit the trend of the $G_{\rm m}$ value at the high $V_{\rm gs}$ region RDRMUE : To fit the drain-source current $I_{\rm ds}$ value at the high $V_{\rm gs}$ region

Here, the parameter value of **MUEPH0** and **MUESR0** are adopted the default value, respectively.

MUEPH0 MUESR0

Figures I the resistanc at the satur this step are

/_{ds} [mA]



(b) Schematic of the trap density-of-states distribution, where $E_{\rm fn}$ is the quasi-Fermi level for electrons. Two independent density-of-states are depicted.

Figure B.2: Extraction of the threshold voltage and the trap density from subthreshold region measurements.



(b) $G_{\rm m}$ - $V_{\rm gs}$ characteristic with fixed $V_{\rm ds}$ of 0.1V (linear scale).

Figure B.3: Extraction of low-field mobility parameters from I_{ds} - V_{gs} curve and G_{m} - V_{gs} curve in the linear region.

VMAX

: To fit the saturation current at $V_{\rm gs}\simeq V_{\rm th}$

RDRVMAX

: To fit the drain-source current $I_{\rm ds}$ value at the high $V_{\rm gs}$ region

RDRBB, RDRCX, RDRCAR, RDRJUNC

: To fit the quasi-saturation region marked by dotted circles in Fig. B.4b

After the parameter extraction for DC characteristics at the room tempera-



(b) $I_{\rm ds}$ - $V_{\rm ds}$ characteristics at the room temperature from $V_{\rm gs}$ =-12 to 3 V.

Figure B.4: Extraction of the high-field mobility, the resistance effect of the drift region, and the self-heating effect from from $I_{\rm ds}$ - $V_{\rm gs}$ curve in the saturation region and from $I_{\rm ds}$ - $V_{\rm ds}$ curve.

ture has been finished, temperature dependence parameters shown as follows are extracted by using the temperature dependence data.

BGTMP1, BGTMP2

: To fit the temperature dependence of the threshold voltage $V_{\rm th}$

MUETMP

: To fit the temperature dependence of the maximum $G_{\rm m}$ value

RDRMUE^{TT} T

: To fi

VTMP

: To fi

RDRVTM

: To fi

B.3 Pa

Figure B.5 s

reproduce the

HEMT show



Figure B.5: Cross-sectional schematic of the GaN-HEMT with the dual-field-plate (FP) (the gate field-plate and the source field-plate) technique.

where T_{ALGAN} , T_{SIN} T_{GFP} , T_{SFP} , and T_{EXTD} are the thicknesses of the AlGaN layer, the SiN insulator, the insulator under the gate-FP, the insulator under the source-FP, and the passivation layer, respectively. Furthermore, L_{GFP} , L_{SFP} , and L_{EXTD} are the gate-FP length, the source-FP length and the length from the edge of the drain electrode to the edge of the source-FP, respectively. In circuit

model that :

to predict po

capacitance

teristics for



(b) Comparison of the modeled $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ characteristic with measurements at room temperature and fixed $V_{\rm gs}$ of -15V.

Figure B.6: Extraction of structural parameters of field-plates for the target GaN-HEMT device from $C_{\rm iss}$ - $V_{\rm gs}$ curve and $C_{\rm iss}/C_{\rm oss}/C_{\rm rss}$ - $V_{\rm ds}$ curve.

In order to reproduce the capacitance characteristics accurately, the following

parameters are adopted.

TGFP, LGFP

: To fit the $C_{\rm rss}$ value at the low $V_{\rm ds}$ region

VFBGFP

: To fit the 1st abrupt $C_{\rm rss}$ reduction occurs $V_{\rm ds}$ value

TSFP, LSFP

: To fit the $C_{\rm rss}$ value after the 1st abrupt $C_{\rm rss}$ reduction

VFBSFP

: To fit the 2nd abrupt $C_{\rm rss}$ reduction occurs $V_{\rm ds}$ value

TEXTD, LEXTD

: To fit the $C_{\rm oss}$ value after the 1st abrupt $C_{\rm oss}$ reduction

VFBEXTD

: To fit the 2nd abrupt $C_{\rm oss}$ reduction occurs $V_{\rm ds}$ value

CDSOFF

: To fit the $C_{\rm oss}$ value at the high $V_{\rm ds}$ region

LOVERS

: To fit the $C_{\rm iss}$ value at the high $V_{\rm ds}$ region

Acknowledgments

This thesis is the result of my years of work in Toshiba Corporation and Hiroshima University whereby I am accompanied by many people who have shared their time, talent and friendship. I would like to express my deep appreciation to all of them.

I would like to express my sincere gratitude to my supervisor, Professor Hans Jürgen Mattausch for the continuous support of my Ph.D study and related research, for his patience, motivation, and immense knowledge. His guidance helped me in all the time of research and writing of journal and conference papers. It would not be possible to conduct this research without his precious support.

I especially would like to express my deepest appreciation to my advisor, Professor Mitiko Miura-Mattausch for providing me this precious study opportunity as a Ph.D student in her laboratory, and for her elaborated guidance, considerable encouragement and invaluable discussion that make my research of great achievement and my study life unforgettable.

To Dr. Wataru Saito from Toshiba Corporation who has been very kind and reliable for me. He encouraged me very much showing his attitude to his work. His great deals of expertise and experiences helped me proceed my work. I couldn't be proceeded my research without his great contribution. I am also very grateful to Mr. Toshiyuki Naka for providing the measurement data and the valuable discussion in my research. In spite of being extremely busy, he has been provided all measurement data for my research. And I would like to thank Mr. Takeshi Suwa, Mr. Taichi Kobayashi, Mr. Ryohei Nega, and Mr. Takeshi Naito for valuable discussion and support about the TCAD simulation and the SPICE modeling technique in my work. Furthermore, I would like to thank Mr. Akio Oka, Mr. Yasuhito Sasaki, Mr. Shinzo Tsuboi, Mr. Masaki Minemura, Dr. Yuuichiro Yoshida, Mr. Yasuo Uchida, Mr. Masaaki Ueno, and Mr. Tomohiro Suto for their understanding and many supports to my research in Hiroshima University. I gratefully acknowledge the work of past and present members of the Ultra Small Devices Engineering Laboratory and the HiSIM Research Center. I especially grateful to Mr. Hideyuki Kikuchihara, Mr. Yuta Tanimoto, Mr. Yasuhiro Okada, and Prof. Dondee Navarro for their valuable cooperation about the compact modeling in my research.

Finally I would like to express my gratitude to my family for their endless love, understanding, support, encouragement and sacrifice throughout my study.

References

- J. Bardeen, and W. H. Brattain, "Transistor, a semi-conductor triode", *Phys-ical Review Lett.*, vol. 74, no. 230, pp. 230–231, 1948.
- [2] H. Okumura, "Present Status and Future Prospect of Widegap Semiconductor High-Power Devices", Jpn. J. Appl. Phys. (JJAP), vol. 45, pp. 7565– 7586, 2006.
- [3] M. A. Khan, J. N. Kuznia, A. R. Bhattarai, and D. T. Olson, "Metal semiconductor field effect transistor based on single crystal GaN", *Appl. Phys. Lett.*, vol. 62, no. 15, pp. 1786–1788, 1993.
- [4] M. A. Khan, D. T. Olson, W. A. Schaff, J. W. Burm, and M. S. Shur, "Microwave performance of a 0.25 μm gate AlGaN/GaN heterostructure field effect transistor", *Appl. Phys. Lett.*, vol. 65, no. 9, pp. 1121–1123, 1994.
- [5] U. K. Mishra, P. P. Parikh, and Y. -F. Wu, "AlGaN/GaN HEMTs-an overview of device operation and applications", *Proc. IEEE*, vol. 90, no. 6, pp. 1022–1031, 2002.
- [6] H. Amano, N. Sawaki, I. Akasaki, and Y. Toyoda, "Metalorganic vapor phase epitaxial growth of a high quality GaN film using an AlN buffer layer", *Appl. Phys. Lett.*, vol. 48, no. 5, pp. 353–355, 1986.
- [7] S. Namkamura, M. Senoh, and T. Mukai, "P-GaN/N-InGaN/N-GaN Double-Heterostructure Blue-Light-Emitting Diodes", Jpn. J. Appl. Phys. (JJAP), vol. 32, pp. L8, 1993.
- [8] S. Yamamoto, "Expansion of LED Lighting and Expectations for Power Semiconductors", Proc. International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp. 13–16, 2015.
- [9] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and W. L. Pribble, "A Review of GaN on SiC high electron-mobility power transistors"

and MMICs", *IEEE Trans. on Microwave Theory and Techniques*, vol. 60, no. 6, pp. 1764–1783, 2012.

- [10] SiC Power Devices and Modules Application Note, Rohm Corp., 2014
- [11] B. J. Baliga, "Semiconductors for high-voltage, vertical channel field-effect transistors", *Journal of Applied Physics*, vol. 53, pp. 1759–1764, 1982.
- [12] W. Saito, Y. Tanaka, M. Kuraguchi, K. Tsuda, I. Omura, and T. Ogura, "600V AlGaN/GaN Power-HEMT: Design, Fabrication and Demonstration on High Voltage DC-DC Converter", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 23.7.1–23.7.4, 2003.
- [13] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, Y. Saito, I. Omura, and M. Yamaguchi, "Current Collapseless High-Voltage GaN-HEMT and its 50-W Boost Converter Operation", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 869–872, 2007.
- [14] N.Q. Zhang, S. Keller, G. Parish, S. Heikman, S.P. Denbaars, and U.K. Mishra, "High Breakdown in GaN HEMT with Overlapping Gate Structure", *IEEE Electron Device Lett.*, vol. 21, pp. 421–423, 2000.
- [15] V. Palankovski, S. Vitanov, and R. Quay, "Field-Plate Optimization of AlGaN/GaN HEMTs", Proc. Compound Semiconductor Integrated Circuit Symposium (CSIC), pp. 107–110, 2006.
- [16] J. Roberts and L. Spaziani, *EE Times Europe Automotive*, Sep. 26, 2014
- [17] H. J. Mattausch, T. Kajiwara, M. Yokomichi, T. Sakuda, Y. Oritsuki, M. Miyake, N. Sadachika, H. Kikuchihara, U. Feldmann, and M. Miura-Mattausch, "HiSIM-HV: A compact model for simulation of high-voltage-MOSFET circuits", Proc. International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 276–279, 2008.
- [18] H. J. Mattausch, M. Miyake, T. Iizuka, H. Kikuchihara, and M. Miura-Mattausch, "The Second-Generation of HiSIM_HV Compact Models for High-Voltage MOSFETs", *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 653–661, 2013.

- [19] U. Radhakrishna, L. Wei, D. S. Lee, T. Palacios, and D. Antoniadis, "Physics-based GaN HEMT Transport and Charge Model:Experimental Verification and Performance Projection", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 319–322, 2012.
- [20] U. Radhakrishna, D. Piedra, Y. Zhang, T. Palacios, and D. Antoniadis, "High Voltage GaN HEMT compact model: Experimental verification, Field plate optimization and Charge trapping", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 814–817, 2013.
- [21] I. Angelov, H. Zirath, and N. Rorsman, "A new empirical non-linear model for HEMT and MESFET devices", *IEEE Trans. Microw. Theory Tech.*, vol. 40, no. 12, pp. 2258–2266, 1992.
- [22] I. Angelov, K. Andersson, D. Schreuers, D. Xiao, N. Rorsman, V. Desmaris, M. Sudow, and H. Zirath, "Large-signal modeling and comparison of AlGaN/GaN HEMTs and SiC MESFETs", Proc. Asia-Pacific Microwave Conference, pp. 279–282, 2006.
- [23] S. Khandelwal, N. Goyal, and T. A. Fjeldly, "A Physics-Based Analytical Model for 2DEG Charge Density in AlGaN/GaN HEMT Devices", *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3622–3625, 2011.
- [24] S. Khandelwal, C. Yadav, S. Agnihotri, Y. S. Chauhan, A. Curutchet, T. Zimmer, J. -C. De Jaeger, N. Defrance, and T. A. Fjeldly, "Robust Surface-Potential-Based Compact Model for GaN HEMT IC Design", *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3216–3222, 2013.
- [25] A. Nakajima, K. Takao, and H. Ohashi, "GaN Power Transistor Modeling for High-Speed Converter Circuit Design", *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 646–652, 2013.
- [26] F. C. Lee, "Is GaN a Game Changing Device?", keynote speech of Wide bandgap Power Devices and Applications (WiPDA), 2014.
- [27] T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN high electron mobility transistor switching characteristics for high-power applications with HiSIM-GaN compact model", Jpn. J. Appl. Phys. (JJAP), vol. 55, 04EG03, 2016.

- [28] HiSIM User's Manual, Hiroshima University & STARC.
- [29] HiSIM_HV User's Manual, Hiroshima University & STARC.
- [30] E. Ramshaw and D. C. Schuurman, "PSpice Simulation of Power Electronics Circuits: An Introductory Guide", Springer, 1996.
- [31] D. P. Foty, "MOSFET Modeling With SPICE: Principles and Practice", Prentice Hall Series in Innovative Technology, 1997.
- [32] C. Galup-Montoro and M. C. Schneider, "Mosfet Modeling for Circuit Analysis and Design", World Scientific, 2007.
- [33] https://projects.si2.org/cmc_index.php
- [34] S.Y. Oh, D. Ward, and R. Dutton, "Transient Analysis of MOS Transistors," *IEEE Journal of Solid-State Circuits*, SC-15, pp. 636-643, 1980.
- [35] T. Mizoguchi, T. Naito, Y. Kawaguchi, and W. Saito, "Compact Modeling of GaN-MISFET for Power Applications", Proc. Simulation of Semiconductor Processes and Devices (SISPAD) Workshop on Compact Modeling, pp. 74– 77, 2014.
- [36] W. Grabinski and T. Gneiting, "Power/HVMOS Devices Compact Modeling", Springer, 2010.
- [37] O. Ambacher, J. Smart, J.R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L. F. Eastman, R. Dimitrov, L. Wittmer, M. Stutzmann, W. Rieger, and J. Hilsenbeck, "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-gases Al-GaN/GaN heterostructures", Journal of Applied Physics, vol. 85, pp. 3222– 3233, 1999.
- [38] G. Longobardi, F. Udrea, S. Sque, J. Croon, F. Hurkx, and J. Sonsky, "The dynamics of surface donor traps in AlGaN/GaN MISFETs using transient measurements and TCAD modelling", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 17.1.1–17.1.4, 2014.
- [39] W. Liu, "MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4", John Wiley &. Sons, Inc., 2001.

- [40] M. Suetake, K. Suematsu, H. Nagakura, M. Miura-Mattausch, and H. J. Mattausch, "HiSIM: A Drift-Diffusion-Based Advanced MOSFET Model for Circuit Simulation with Easy Parameter Extraction", Proc. Simulation of Semiconductor Processes and Devices (SISPAD), pp. 261–264, 2000.
- [41] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM-2: Advanced MOSFET model valid for RF circuit simulation", *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1994–2007, 2006.
- [42] M. Miura-Mattausch, H. J. Mattausch, T. Ezaki, "THE PHYSICS AND MODELING OF MOSFETS (Surface-Potential Model HiSIM)", World Scientific Publishing, 2008.
- [43] Y. Okada, Y. Tanimoto, T. Mizoguchi, H. Zenitani, H. Kikuchihara, H. J. Mattausch, and M. Miura-Mattausch, "Compact Modeling of GaN HEMT Based on Device-Internal Potential Distribution", Proc. Simulation of Semiconductor Processes and Devices (SISPAD), pp. 305–308, 2015.
- [44] H. Tsuji, T. Kuzuoka, Y. Kishida, Y. Shimizu, M. Kirihara, Y. Kamakura, M. Morifuji, Y. Shimizu, S. Miyano, and K. Taniguchi, "A New Surface Potential Based Poly-Si TFT Model for Circuit Simulation", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 179–182, 2012.
- [45] T. Leroux, "Static and dynamic analysis of amorphous-silicon field-effect transistors", *Solid-State Electron*, vol. 29, pp. 47, 1986.
- [46] Y. Oodate, Y. Tanimoto, H. Tanoue, H. Kikuchihara, H. Miyamoto, H. J. Mattausch, and M. Miura-Mattausch, "Compact Modeling of Carrier Trapping for Accurate Prediction of Frequency Dependent Circuit Operation", *Proc. Simulation of Semiconductor Processes and Devices (SISPAD)*, pp. 329–332, 2014.
- [47] Y. Oodate, Y. Tanimoto, H. Tanoue, H. Kikuchihara, H. J. Mattausch, and M. Miura-Mattausch, "Compact Modeling of the Transient Carrier Trap/Detrap Characteristics in Polysilicon TFTs", *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 862–868, 2015.

- [48] T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN-HEMT Switching Characteristics for High-Power Applications", Proc. Int. Conf. Solid State Devices and Materials (SSDM), pp. 1066–1067, 2015.
- [49] TCAD Sentaurus User's Manual, Synopsys. Inc.
- [50] Y. Ando, A. Wakejima, Y. Okamoto, T. Nakayama, K. Ota, K. Yamanoguchi, Y. Murase, K. Kasahara, K. Matsunaga, T. Inoue, and H. Miyamoto, "Novel AlGaN/GaN dual-field-plate FET with high gain, increased linearity and stability", *Tech. Dig. IEEE International Electron Devices Meeting*, pp. 576–579, 2005.
- [51] T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Modeling of Field-Plate Effect on Gallium-Nitride-based High Electron Mobility Transistors for High-Power Applications", *IEICE Trans. Electronics*, Vol. E100-C, No. 3, pp. 321–328, 2017.
- [52] N. Arora, "MOSFET Model for VLSI Circuit Simulation", Springer-Verlag, 1993.
- [53] S. M. Sze, "Physics of Semiconductor Devices (Second Edition)", John Wiley & Sons, Inc., 1981.
- [54] HSPICE User's Manual, Synopsys. Inc.
- [55] T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN-HEMTs Switching Characteristics for Power Applications with Compact Model Including Parasitic Contributions", Proc. International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp. 267–270, 2016.
- [56] J. Everts, J. Das, J. Van den Keybus, J. Genoe, M. Germain, and J. Driesen, "A High-Efficiency, High-Frequency Boost Converter using Enhancement Mode GaN DHFETs on Silicon", *IEEE Energy Conversion Congress and Exposition*, pp. 3296–3302, 2010.
- [57] O. Hilt, F. Brunner, E. Cho, A. Knauer, E. Bahat-Treidel, and J. WJürfl, "Normally-off High-Voltage p-GaN Gate GaN HFET with Carbon-Doped

Buffer", Proc. International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp. 239–242, 2011.

- [58] M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada, A. Yamada, and N. Hara, "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High-k Gate Dielectrics", *IEEE Electron Device Lett.*, vol. 31, pp. 189–191, 2010.
- [59] H-Y. Wu, M-C. Lin, N-Y. Yang, C.T. Tsai, C.B. Wu, Y.S. Lin, Y.C. Chang, P.C. Chen, K.Y. Wong, M. H. Kwan, C.Y. Chan, F.W. Yao, M.W. Tsai, C.L. Yeh, R.Y. Su, J.L. Yu, F.J. Yang, C.L. Tsai, H.C. Tuan, and A. Kalnitsky, "GaN Cascode Performance Optimization for High Efficient Power Applications", Proc. International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp. 255–258, 2016.
List of Publications

Refereed Journal Papers

- i) <u>T. Mizoguchi</u>, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN high electron mobility transistor switching characteristics for high-power applications with HiSIM-GaN compact model", *Japanese Journal of Applied Physics*, Vol. 55, 04EG03-1–5, 2016.
- ii) <u>T. Mizoguchi</u>, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Modeling of Field-Plate Effect on Gallium-Nitride-based High Electron Mobility Transistors for High-Power Applications", *The Institute of Electronics, Information and Communication Engineers Transactions on Electronics*, Vol. E100-C, No. 3, pp. 321–328, 2017.

Refereed Conference Papers

- i) <u>T. Mizoguchi</u>, T. Naito, Y. Kawaguchi, and W. Saito, "Compact Modeling of GaN-MISFET for Power Applications", *Proceedings of Simulation of Semiconductor Processes and Devices (SISPAD) Workshop on Compact Modeling*, pp. 74–77, 2014.
- ii) Y. Okada, Y. Tanimoto, <u>T. Mizoguchi</u>, H. Zenitani, H. Kikuchihara, H. J. Mattausch, and M. Miura-Mattausch, "Compact Modeling of GaN HEMT Based on Device-Internal Potential Distribution", *Proceedings of Simulation of Semiconductor Processes and Devices (SISPAD)*, pp. 305–308, 2015.
- iii) <u>T. Mizoguchi</u>, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN-HEMT Switching Characteristics for High-Power Applications", *Proceedings of International Conference on Solid State Devices and Materials (SSDM)*, pp. 1066–1067, 2015.
- iv) T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of GaN-HEMTs Switching Characteristics for Power Applications with Compact Model Including Parasitic Contributions", Proceedings of International Symposium on Power Semiconductor Devices & IC's (ISPSD), pp. 267–270, 2016.

Related Papers

- i) Q. Ngo, D. Navarro, <u>T. Mizoguchi</u>, S. Hosokawa, H. Ueno, M. Miura-Mattausch, and C. Y. Yang, "Gate Current Partitioning in MOSFET Models for Circuit Simulation", *Proceedings of Modeling and Simulation of Microsys*tems, Vol. 2, pp. 322–325, 2003.
- ii) <u>T. Mizoguchi</u>, H. J. Mattausch, H. Ueno, D. Kitamaru, K. Hisamitsu, M. Miura-Mattausch, S. Itoh, and K. Morikawa, "Extraction of Inter- and Intra-Chip Device-Parameter Variations with a Differential-Amplifier-Stage Test Circuit", *Proceedings of Synthesis And System Integration of Mixed Information technologies (SASIMI)*, pp. 76–82, 2003.
- M. Miura-Mattausch, S. Matsumoto, <u>T. Mizoguchi</u>, D. Miyawaki, H. J. Mattausch, S. Itoh, and K. Morikawa, "Test Circuits for Extracting Sub-100nm MOSFET Technology Variations with the MOSFET Model HiSIM", *Proceedings of the IEEE International Conference on Microelectronic Test Structures (ICMTS)*, pp. 267–272, 2004. (Invited)
- iv) D. Navarro, <u>T. Mizoguchi</u>, M. Suetake, K. Hisamitsu, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "A Compact Model of the Pinch-off Region of 100nm MOSFETs Based on the Surface-Potential", *The Institute of Electronics, Information and Communication Engineers Transactions on Electronics*, Vol. E88-C, No. 5, pp. 1079–1086, 2005.