

## NH<sub>3</sub>-annealed atomic-layer-deposited silicon nitride as a high-*k* gate dielectric with high reliability

Anri Nakajima,<sup>a)</sup> Quazi D. M. Khosru, Takashi Yoshimoto, Toshirou Kidera, and Shin Yokoyama

Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima, Hiroshima 739-8527, Japan

(Received 1 October 2001; accepted for publication 27 November 2001)

Extremely thin (equivalent oxide thickness,  $T_{\text{eq}}=1.2$  nm) silicon-nitride high-*k* ( $\epsilon_r=7.2$ ) gate dielectrics have been formed at low temperatures ( $\leq 550$  °C) by an atomic-layer-deposition (ALD) technique with subsequent NH<sub>3</sub> annealing at 550 °C. A remarkable reduction in leakage current, especially in the low dielectric voltage region, which will be the operating voltage for future technologies, has made it a highly potential gate dielectric for future ultralarge-scale integrated devices. Suppressed soft breakdown events are observed in ramped voltage stressing. This suppression is thought to be due to a strengthened structure of Si–N bonds and the smoothness and uniformity at the poly-Si/ALD-silicon-nitride interface. © 2002 American Institute of Physics. [DOI: 10.1063/1.1447314]

Scaling the dimension of metal-oxide-semiconductor field-effect transistors (MOSFETs) down to below 0.1  $\mu\text{m}$  demands the thin ( $T_{\text{ox}} < 2.0$  nm) gate insulating (SiO<sub>2</sub>) layers. This leads to large leakage current due to a tunnel current. One efficient way to reduce the leakage current is to use a gate dielectric with high dielectric constant, so-called high-*k* material, which provides a physically thicker film for the same electrically equivalent SiO<sub>2</sub> thickness ( $T_{\text{eq}}$ ). Silicon nitride is an attractive candidate for this purpose due to its high relative dielectric constant  $\epsilon_r$  ( $=7.5$ ).<sup>1</sup> Besides this, the silicon nitride has the effect of suppression of boron penetration through thin gate oxides in *p*-MOSFETs. Another requirement for future gate dielectrics is the low thermal budget in the formation process to keep the precise doping profile in the ultrasmall devices. Besides, typical high thermal budget for fabricating oxynitride gate dielectrics<sup>2–5</sup> results in nitrogen incorporation at the SiO<sub>2</sub>/Si interface, leading to reduction of the channel mobility.<sup>6</sup> Therefore, lower growth temperature of thin silicon nitride for a gate dielectric is a key for the fabrication of future ultralarge-scale integrated circuits (ULSIs).

Only a few methods have been proposed for such a low temperature growth of silicon nitride up to now.<sup>7–10</sup> Recently, we have developed a low temperature technique by employing self-limiting atomic-layer deposition (ALD) of silicon nitride.<sup>11–14</sup> We have also reported the preliminary results of the conduction mechanism of the leakage current through *p*-MOS capacitors with thin silicon-nitride gate dielectrics formed by ALD and their applicability to the future ULSIs.<sup>15</sup> In the previous study,<sup>15</sup> however, the dielectric constant ( $\epsilon_r=5.7$ ) was obviously a little lower than the reported value.<sup>1</sup> Owing to this, the tunnel current remains only the same level as that of the SiO<sub>2</sub> gate dielectrics with the same  $T_{\text{eq}}$ .<sup>15</sup> In this study, we report the fabrication of ALD silicon-nitride high-*k* gate dielectrics with a substantially improved quality by employing a NH<sub>3</sub> annealing just after the deposi-

tion of silicon nitride. The annealing temperature is the same as the maximum temperature of the ALD, keeping the low thermal budget. The value of  $\epsilon_r$  was improved to 7.2. This leads to the significant reduction of tunneling current compared with the SiO<sub>2</sub> gate dielectrics with the identical  $T_{\text{eq}}$ . In addition, the ALD silicon nitride shows the important aspect of suppression of the soft breakdown (SBD) phenomena.

The *n*-MOS capacitors have been fabricated using *p*-type Si (001) wafers ( $\sim 10$   $\Omega$  cm). The wafers were cleaned with a NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O=0.15:3:7 solution at 80 °C for 10 min and terminated with hydrogen in a 0.5% HF solution to suppress the native oxidation. The silicon-nitride gate dielectrics were deposited by alternately supplying SiCl<sub>4</sub> and NH<sub>3</sub> gases. The SiCl<sub>4</sub> exposure at 340–375 °C followed by NH<sub>3</sub> exposure at 550 °C was cyclically repeated 20 times. The gas pressure of SiCl<sub>4</sub> and NH<sub>3</sub> during the deposition was 170 and 300 Torr, respectively. Just after the ALD, NH<sub>3</sub> annealing was carried out for 90 min at 550 °C. Then, a 200-nm-thick polycrystalline-Si (poly-Si) gate was deposited. POCl<sub>3</sub> diffusion at 900 °C was employed for gate doping and activation annealing. The  $T_{\text{eq}}$  value of the ALD silicon-nitride is determined to be  $1.2 \pm 0.2$  nm from the ratio of the accumulation capacitances of the silicon nitride and the SiO<sub>2</sub> samples. Here, the capacitances were measured using the two frequency method and  $T_{\text{ox}}$  of the SiO<sub>2</sub> samples was estimated from the gate tunnel current versus gate voltage ( $I_g-V_g$ ) characteristics. Transmission electron microscopy (TEM) observation was carried out using an Hitachi HF-2100 field emission TEM at 200 keV.

The surface microroughness measured using atomic force microscopy (AFM) is shown in Fig. 1 after the ALD of silicon nitride on a Si substrate. For comparison, we also measured the surface of conventional SiO<sub>2</sub> gate dielectrics formed by dry oxidation with subsequent wet etching using diluted HF solution. Here, the thickness of the ALD silicon nitride and SiO<sub>2</sub> was 2.2 and 2.3 nm from ellipsometry, respectively. The average surface microroughness (*Ra*) of the ALD silicon nitride was 0.010 nm [Fig. 1(a)]. The *Ra* of the

<sup>a)</sup>Electronic mail: nakajima@sxsys.hiroshima-u.ac.jp




FIG. 1. (Color) Atomic force microscopy (AFM) image for (a) the surface of the fabricated ALD silicon nitride with NH<sub>3</sub> annealing ( $T_{phy} = 2.2$  nm from ellipsometry) on a Si substrate (average surface roughness  $R_a = 0.010$  nm), (b) conventional SiO<sub>2</sub> gate dielectrics with  $T_{ox} = 2.3$  nm ( $R_a = 0.015$  nm).

SiO<sub>2</sub> sample was 0.015 nm [Fig. 1(b)] and was slightly larger than that of the ALD silicon-nitride sample. This suggests the possibility of superior smoothness and uniformity of the poly-Si/ALD-silicon-nitride interface compared with the corresponding poly-Si/SiO<sub>2</sub> interface in SiO<sub>2</sub> samples. It should be noted that more rough surface is obtained for the silicon-nitride layer formed by the conventional low-pressure chemical vapor deposition.<sup>15</sup>

Figure 2 shows a high-resolution cross-sectional TEM micrograph of the ALD silicon-nitride gate dielectric. It is shown that the structure of the silicon nitride is amorphous. Also, extremely uniform thickness of the ALD silicon nitride and good smoothness was observed at the poly-Si/ALD-silicon-nitride interface. The physical thickness ( $T_{phy}$ ) of the ALD silicon nitride was measured to be about 2.2 nm. As mentioned before,  $T_{eq}$  of the ALD silicon-nitride sample was 1.2 nm. Taking the  $T_{phy}$  value obtained from the TEM measurement into account, the  $\epsilon_r$  value of the ALD silicon nitride is obtained to be 7.2. Compared with the  $\epsilon_r$  value (5.7) of the ALD silicon nitride formed without NH<sub>3</sub> annealing previously reported,<sup>15</sup> the  $\epsilon_r$  value increased significantly with the NH<sub>3</sub> annealing. We think that the stoichiometry of the dielectric was improved with NH<sub>3</sub> annealing resulting in




FIG. 2. High-resolution cross-sectional TEM micrograph of the fabricated ALD silicon-nitride gate dielectric with NH<sub>3</sub> annealing. Broken lines indicate the poly-Si/dielectric (marked as A) and the dielectric/Si-substrate (marked as B) interfaces.




FIG. 3. Gate leakage current as a function of dielectric voltage ( $V_{di}$ ) of the fabricated *n*-MOS capacitor having the ALD silicon-nitride gate dielectric with NH<sub>3</sub> annealing (solid line). The open squares represent the reported data for the gate SiO<sub>2</sub> of the same  $T_{eq} = 1.27$  nm (see Ref. 17). Calculated results using direct tunnel current model (see Ref. 17) are presented by closed triangles.

higher  $\epsilon_r$ . The low  $\epsilon_r$  value of the as-grown ALD silicon nitride is speculated to be due to the existence of dangling bonds accompanied with microvoids and/or hydrogen contamination. Oxygen contamination does not seem to be the reason for the low  $\epsilon_r$  since Si–O bonds do not change to Si–N bonds by the low temperature annealing (550 °C) in NH<sub>3</sub> from the viewpoint of bonding energy.<sup>16</sup>

Figure 3 shows the gate leakage current as a function of dielectric voltage ( $V_{di}$ ) across the ALD silicon nitride. Here,  $V_{di} = V_g - \phi_s - V_{fb}$  where  $\phi_s$  and  $V_{fb}$  are the surface potential of silicon and flatband voltage, respectively. For comparison, we also showed the leakage current for the MOS capacitor with the gate SiO<sub>2</sub> of  $T_{ox} = 1.27$  nm.<sup>17</sup> Significant reduction of the current level was observed for the ALD silicon-nitride sample compared with that for the SiO<sub>2</sub> dielectric with even thicker  $T_{ox}$ , especially at the low dielectric voltage region (<1 V). Previously, it was reported that the conduction mechanism through the ALD silicon nitride is probably the direct tunneling.<sup>15</sup> Accordingly, we calculated the direct tunnel currents through the silicon nitride using the same barrier height of silicon nitride (~2.0 eV) and electron effective mass (0.3 times the free electron mass) as those in the previous report.<sup>15</sup> The result (closed triangles) for  $T_{phy} = 2.2$  nm shows reasonable agreement with the experimental data. The remarkable reduction in leakage currents especially in the low dielectric voltage region is due to the thicker  $T_{phy}$  of silicon nitride. Since the low dielectric voltage region ( $\leq 1$  V) will be the operating region for future technologies, ALD silicon nitride has a high potential to be used as a high-*k* gate dielectric for future ULSI devices.

Figures 4 and 5 show the typical stress-induced leakage and breakdown characteristics of *n*-MOS capacitors with the ALD silicon-nitride gate dielectric and with the conventional SiO<sub>2</sub> dielectric, respectively. The dielectric quality is investigated by ramped-voltage stress-induced electrical-breakdown measurements wherein the maximum gate voltage is slightly increased in successive measurement cycles. The ALD silicon-nitride dielectric shows excellent stability against high voltage stressing and a small amount of stress-induced leakage current (SILC) flows through the gate before a sharp and sudden breakdown [hard breakdown (HBD)] (Fig. 4). An exciting feature is the disappearance of the SBD phenomenon. It is to be noted that the suppression of the




FIG. 4. Ramped-voltage stress induced gate-current density as a function of gate voltage for the  $n$ -MOS capacitor having the ALD silicon-nitride gate dielectric with  $\text{NH}_3$  annealing.

SBD phenomena is also observed for the samples of ALD silicon-nitride gate dielectrics without  $\text{NH}_3$  annealing (not shown). The  $p$ -MOS capacitors with ALD silicon-nitride dielectrics also show the disappearance of the SBD phenomenon (not shown). On the other hand, all known stress-induced features (SILC, SBD, HBD) are present in the conventional  $n$ -MOS (Fig. 5) and  $p$ -MOS (not shown) capacitors with  $\text{SiO}_2$  gate dielectrics. Similar results for  $\text{SiO}_2$  gate dielectrics were also observed in other reports.<sup>18</sup>

For  $\text{SiO}_2$  gate dielectrics, it is reported that the conductive filaments near the  $\text{SiO}_2/\text{Si}$ -substrate interface are formed.<sup>19,20</sup> The localized conductive filaments near the poly-Si/ $\text{SiO}_2$  interface may be formed in addition to the  $\text{SiO}_2/\text{Si}$ -substrate interface. The conductive filament is caused by the injected carriers during high voltage stressing and a week stability originated from the strained Si-O bonds.<sup>21</sup> Poor roughness characteristics, which will cause the concentration of the dielectric field, can be another reason for the formation of the conductive filaments near the poly-Si/ $\text{SiO}_2$  interfaces.<sup>22,23</sup> These conductive filaments from both the interfaces trigger the SBD through a reduction of effective oxide thickness, leading to the eventual HBD. To the contrary, formation of the conductive filaments at the poly-Si/ALD-silicon-nitride and ALD-silicon-nitride/Si-substrate interface is suppressed due to a strengthened structure of Si-N bonds,<sup>24</sup> leading to the SBD suppression. Another possible reason is that the superior smoothness and uniformity at the poly-Si/ALD-silicon-nitride interface compared with




FIG. 5. Ramped-voltage stress induced gate-current density as a function of gate voltage for the  $n$ -MOS capacitor with the conventional  $\text{SiO}_2$  dielectric ( $T_{\text{ox}}=3.0$  nm). Only the first two of SBD events are presented. Several such SBD events are observed before the HBD in each device (not shown in the figure).

those at the corresponding poly-Si/ $\text{SiO}_2$  interface (Fig. 1) suppress the concentration of the dielectric field, leading to the SBD suppression. It should be noted that the SILC observed in the ALD silicon-nitride sample (Fig. 4) is considered to be caused by the trap in bulk silicon nitride.

In summary, we reported thin ( $T_{\text{eq}}=1.2$  nm) ALD silicon-nitride high- $k$  gate dielectrics with  $\text{NH}_3$  annealing. Extremely good flatness at the poly-Si/ALD-silicon-nitride interface was confirmed by AFM and TEM measurements of the ALD silicon nitride. A remarkable reduction in leakage currents, especially in the low dielectric voltage region has made it a highly potential gate dielectric for future ULSI devices. An exciting feature of no soft breakdown (SBD) events is observed in ramped voltage stressing. This disappearance is probably due to a strengthened structure of Si-N bonds and the superior smoothness and uniformity at the poly-Si/ALD-silicon-nitride interface. Because of extremely uniform thickness control capability in the thin thickness region and the low thermal budget of the ALD process ( $\leq 550^\circ\text{C}$ ), the ALD silicon nitride is promising candidate for the ultrathin gate dielectrics for deep submicron complementary MOS transistors taking into account the good barrier characteristics for the boron penetration.

<sup>1</sup> S. M. Sze, in *Physics of Semiconductor Devices* (Wiley, New York, 1981).

<sup>2</sup> T. Ito, H. Arakawa, T. Nozaki, and H. Ishikawa, *J. Electrochem. Soc.* **127**, 2248 (1980).

<sup>3</sup> T. Ito, T. Nakamura, and H. Ishikawa, *IEEE Trans. Electron Devices* **ED-29**, 498 (1982).

<sup>4</sup> Z. J. Ma, J. C. Chen, Z. H. Liu, J. T. Krick, Y. C. Cheng, C. Hu, and P. K. Ko, *IEEE Electron Device Lett.* **15**, 109 (1994).

<sup>5</sup> M. Bhat, J. Kim, J. Yan, G. W. Yoon, L. K. Han, and D. L. Kwong, *IEEE Electron Device Lett.* **15**, 421 (1994).

<sup>6</sup> M. Takayanagi-Takagi, H. Yoshimura, and Y. Toyoshima, *Tech. Dig. - Int. Electron Devices Meet.* **1997**, 235 (1997).

<sup>7</sup> Y. Saito, K. Sekine, M. Hirayama, and T. Ohmi, *Ext. Abst. Conf. Solid State Devices Mater.*, Hiroshima, 1998 (Business Center for Academic Societies Japan, Tokyo, 1998), p. 24.

<sup>8</sup> H. Sato, A. Izumi, and H. Matsumura, *Appl. Phys. Lett.* **77**, 2752 (2000).

<sup>9</sup> H.-H. Tseng, P. G. Y. Tsui, P. J. Tobin, J. Mogab, M. Khare, X. W. Wang, T. P. Ma, R. Hegde, C. Hobbs, J. Veteran, M. Hartig, G. Kenig, V. Wang, R. Blumenthal, R. Cotton, V. Kaushik, T. Tamagawa, B. L. Halpern, G. J. Cui, and J. J. Schmitt, *Tech. Dig. - Int. Electron Devices Meet.* **1997**, 647 (1997).

<sup>10</sup> T. P. Ma, *IEEE Trans. Electron Devices* **45**, 680 (1998).

<sup>11</sup> H. Goto, K. Shibahara, and S. Yokoyama, *Appl. Phys. Lett.* **68**, 3257 (1996).

<sup>12</sup> W. Hansch, A. Nakajima, and S. Yokoyama, *Appl. Phys. Lett.* **75**, 1535 (1999).

<sup>13</sup> A. Nakajima, T. Yoshimoto, T. Kidera, K. Obata, S. Yokoyama, H. Sunami, and M. Hirose, *Appl. Phys. Lett.* **77**, 2855 (2000).

<sup>14</sup> A. Nakajima, T. Yoshimoto, T. Kidera, K. Obata, S. Yokoyama, H. Sunami, and M. Hirose, *J. Vac. Sci. Technol. B* **19**, 1138 (2001).

<sup>15</sup> A. Nakajima, T. Yoshimoto, T. Kidera, and S. Yokoyama, *Appl. Phys. Lett.* **79**, 665 (2001).

<sup>16</sup> Y. Hayafuji and K. Kajiwara, *J. Electrochem. Soc.* **129**, 2102 (1982).

<sup>17</sup> M. Fukuda, W. Mizubayashi, A. Kohno, S. Miyazaki, and M. Hirose, *Jpn. J. Appl. Phys., Part 2* **37**, L1534 (1998).

<sup>18</sup> W. Mizubayashi, Y. Yoshida, S. Miyazaki, and M. Hirose, *Symp. VLSI Technol. Dig. Tech. Pap.*, Kyoto (2001), p. 95.

<sup>19</sup> S. H. Lee, B. J. Cho, J. C. Kim, and S. H. Choi, *Tech. Dig. - Int. Electron Devices Meet.* **1994**, 605 (1994).

<sup>20</sup> M. Hirose, *Mater. Sci. Eng., B* **41**, 35 (1996).

<sup>21</sup> L. K. Han, M. Bhat, D. Wristers, J. Fulford, and D. L. Kwong, *Tech. Dig. - Int. Electron Devices Meet.* **1994**, 617 (1994).

<sup>22</sup> K. F. Schuegraf and C. Hu, *IEEE Trans. Electron Devices* **41**, 761 (1994).

<sup>23</sup> Y. Hokari, *IEEE Trans. Electron Devices* **35**, 1299 (1988).

<sup>24</sup> D. Wristers, L. K. Han, T. Chen, H. H. Wang, D. L. Kwong, M. Allen, and J. Fulford, *Appl. Phys. Lett.* **68**, 2094 (1996).