

## Low-temperature formation of silicon nitride gate dielectrics by atomic-layer deposition

Anri Nakajima,<sup>a)</sup> Takashi Yoshimoto, Toshirou Kidera, and Shin Yokoyama  
*Research Center for Nanodevices and Systems, Hiroshima University, 1-4-2 Kagamiyama,  
Higashi-Hiroshima, Hiroshima 739-8527, Japan*

(Received 30 March 2001; accepted for publication 30 May 2001)

Thin (equivalent oxide thickness  $T_{\text{eq}}$  of 2.4 nm) silicon nitride layers were deposited on Si substrates by an atomic-layer-deposition (ALD) technique at low temperatures ( $<550^\circ\text{C}$ ). The interface state density at the ALD silicon nitride/Si-substrate interface was almost the same as that of the gate  $\text{SiO}_2$ . No hysteresis was observed in the gate capacitance–gate voltage characteristics. The gate leakage current was the level comparable with that through  $\text{SiO}_2$  of the same  $T_{\text{eq}}$ . The conduction mechanism of the leakage current was investigated and was found to be the direct tunneling. The ALD technique allows us to fabricate an extremely thin, very uniform silicon nitride layer with atomic-scale control for the near-future gate dielectrics. © 2001 American Institute of Physics. [DOI: 10.1063/1.1388026]

As the dimension of semiconductor devices is scaled down, the conventional processing temperature over  $900^\circ\text{C}$ , such as the typical high thermal budget in the formation process of oxynitride gate insulators, will be incompatible with the desired device structures.<sup>1,2</sup> Besides this, suppression of boron penetration through thin gate oxides in  $p$ -channel metal–oxide–semiconductor field-effect transistors and the reduction of the gate leakage current are important challenges for the deep submicron complementary metal–oxide–semiconductor (CMOS) technology. Silicon nitride is known to have an effect of suppression of boron penetration.<sup>3</sup> On the other hand, one efficient way to reduce the leakage current is to use a gate insulator with high dielectric constant which provides a physically thicker film for the same electrically equivalent  $\text{SiO}_2$  thickness ( $T_{\text{eq}}$ ). Again, silicon nitride is an attractive candidate for this purpose due to its relatively high dielectric constant.<sup>4</sup> Therefore, the lower growth temperature of thin silicon nitride for a gate insulator is a key for the fabrication of future ultralarge-scale integrated circuits (ULSIs).

Only a few methods have been proposed for such a low temperature growth of silicon nitride up to now.<sup>1–4</sup> Hence, there have been only a few reports<sup>4</sup> of the conduction mechanism of the gate leakage current in such thin silicon nitride layers. Recently, we have developed a low temperature technique by employing a self-limiting atomic-layer deposition (ALD) of silicon nitride.<sup>5–8</sup> Also, we have fabricated the stacked gate dielectrics with extremely thin silicon nitride ( $T_{\text{eq}}=0.2\text{ nm}$ ) on  $\text{SiO}_2(2.0\text{ nm})$  using the ALD technique and showed the suppression of boron penetration.<sup>5</sup> In this study, we have applied the ALD technique to the fabrication of a thin gate insulator of silicon nitride and examined the conduction mechanism of the leakage current and applicability to the future ULSIs.

The MOS capacitors have been fabricated using  $n$ -type Si (001) wafers ( $\sim 15\ \Omega\text{ cm}$ ). The wafers were cleaned with an  $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}=0.15:3:7$  solution at  $80^\circ\text{C}$  for 10 min and were terminated with hydrogen in a 0.5% HF solu-

tion to suppress the native oxidation. The silicon nitride gate insulator was deposited by alternately supplying  $\text{SiCl}_4$  and  $\text{NH}_3$  gases. The  $\text{SiCl}_4$  exposure at  $375^\circ\text{C}$  followed by  $\text{NH}_3$  exposure at  $550^\circ\text{C}$  was cyclically repeated 20 times, leading to a silicon nitride physical thickness of  $\sim 3.5\text{ nm}$  as estimated from transmission electron microscopy (TEM). The gas pressure of  $\text{SiCl}_4$  and  $\text{NH}_3$  during the deposition was 170 and 300 Torr, respectively. The substrate temperature was changed by a computer synchronized with the gas-supply sequence. After the ALD silicon nitride deposition, a 200-nm-thick polycrystalline-Si gate was deposited and implanted by 20 keV  $\text{BF}_2^+$  at a dose of  $5 \times 10^{15}\text{ cm}^{-2}$ . Subsequently, the activation annealing was performed at  $850^\circ\text{C}$  for 10 min in a  $\text{N}_2$  ambient. For comparison,  $p^+$  polycrystalline-Si gate capacitors with a gate  $\text{SiO}_2$  grown by dry oxidation at  $850^\circ\text{C}$  were also fabricated. The  $\text{SiO}_2$  thickness ( $T_{\text{ox}}$ ) of the  $\text{SiO}_2$  samples were estimated from the gate tunnel current versus gate voltage ( $I_g-V_g$ ) characteristics. The equivalent thickness ( $T_{\text{eq}}$ ) of the ALD silicon nitride sample is determined to be 2.4 nm from the ratio of the accumulation capacitance between the silicon nitride sample and the  $\text{SiO}_2$  sample with  $T_{\text{ox}}=2.1\text{ nm}$ . Considering the physical thickness obtained from TEM measurement, the relative dielectric constant of the ALD silicon nitride is obtained to be  $\sim 5.7$ .

The surface microroughness measured using atomic force microscopy (AFM) are shown in Fig. 1 after the ALD of silicon nitride on a Si substrate. For comparison, we also measured the surface of silicon nitride deposited on a Si substrate using the conventional low pressure chemical vapor deposition (LPCVD) at  $750^\circ\text{C}$  using  $\text{SiH}_2\text{Cl}_2$  and  $\text{NH}_3$ . Here, the thickness of the ALD silicon nitride was 0.9 nm from ellipsometry. The average surface microroughness ( $R_a$ ) of the ALD silicon nitride [0.023 nm, Fig. 1(a)] was almost the same as that of the underlying Si substrate ( $R_a=0.021\text{ nm}$ ). In contrast, the surface microroughness of the thin (1.7 nm from ellipsometry) LPCVD silicon nitride ( $R_a=0.042\text{ nm}$ ) is much larger than that of the ALD silicon nitride sample as shown in Fig. 1(b). Interestingly, for the thick LPCVD silicon nitride (7.3 nm from ellipsometry), the

<sup>a)</sup>Electronic mail: nakajima@sxsys.hiroshima-u.ac.jp




FIG. 1. (Color) AFM image for (a) the surface of the ALD silicon nitride on a Si substrate (average surface roughness  $R_a=0.023$  nm), (b) LPCVD silicon nitride with the thickness of 1.7 nm ( $R_a=0.042$  nm), and (c) LPCVD silicon nitride with the thickness of 7.3 nm ( $R_a=0.023$  nm).

surface microroughness decreases ( $R_a=0.023$  nm) [Fig. 1(c)]. The increased surface microroughness of the thin LPCVD silicon nitride on a Si substrate is probably ascribed to the three-dimensional nucleation growth. This result indicates that the ALD silicon nitride has a great advantage concerning the surface microroughness especially in thin thickness region compared with the silicon nitride formed by the conventional LPCVD method. It is noted that the three-dimensional nucleation also occurs in the early stages of thermal nitridation of silicon.<sup>9,10</sup> This also implies that the ALD is the important formation method of very thin silicon nitride in view of thickness uniformity.

Figure 2 shows the capacitance–gate voltage ( $C-V_g$ ) characteristics of the  $p^+$  polycrystalline-Si gate capacitors with the ALD silicon nitride ( $T_{eq}=2.4$  nm) and with the thermal SiO<sub>2</sub> ( $T_{ox}=2.1$  nm). All the measurements were carried out at 1 kHz. The  $C-V_g$  curve for the ALD silicon nitride sample shows a shift to a negative voltage side by approximately 0.1 V with respect to that for the SiO<sub>2</sub> sample:  $V_{fb}$  is 0.59 V for ALD silicon nitride sample and 0.70 V for the SiO<sub>2</sub> sample. Since the previous  $V_{fb}$  of the SiO<sub>2</sub> sample ( $T_{ox}=2.1$  nm) is the same as that ( $V_{fb}=0.70$  V) with thicker SiO<sub>2</sub> ( $T_{ox}=3.0$  nm), the boron penetration to the substrate<sup>11</sup> was considered to be suppressed in the SiO<sub>2</sub> sample of  $T_{ox}=2.1$  nm at the employed anneal condition (850 °C, 10 min). Almost the same shape of the  $C-V_g$  curves between the ALD silicon nitride and SiO<sub>2</sub> samples suggests the interface




FIG. 2. Capacitance–gate voltage ( $C-V_g$ ) characteristics at 1 kHz for  $p$  MOS capacitors annealed at 850 °C for 10 min. The SiO<sub>2</sub> thickness is 2.1 nm from the gate tunnel current vs dielectric voltage ( $I_g-V_{di}$ ) characteristics for the sample with the gate SiO<sub>2</sub>. The accumulation capacitance is 116 pF for the SiO<sub>2</sub> sample and 100 pF for the ALD silicon nitride sample at a  $V_{di}$  of 1.3 V. The equivalent oxide thickness ( $T_{eq}$ ) of the ALD silicon nitride is 2.4 nm for the ALD sample. Capacitance was normalized using the maximum capacitance value (at  $V_{di}=1.3$  V) for each curve. Curves were shown for both the upward and downward gate voltage sweeps.

state density of the ALD silicon nitride sample is almost the same as that of the SiO<sub>2</sub> sample. Therefore, the negative  $V_{fb}$  shift of the ALD silicon nitride sample is considered to be due to the positive fixed charge in the film. The amount of the fixed charge was estimated to be  $7.5 \times 10^{11}$  cm<sup>-2</sup>. Also, no hysteresis was observed (or less than 1 mV) in the  $C-V_g$  curves for the ALD silicon nitride and SiO<sub>2</sub> samples. This indicates that the amount of the traps at the ALD silicon nitride/Si-substrate interface is extremely smaller than those reported,<sup>12–14</sup> suggesting the superiority of the ALD silicon nitride film. It is noted that Ma also reported no discernible hysteresis in the high-frequency  $C-V_g$  curve in Ref. 4, indicating extremely low trap densities for the silicon nitride gate dielectrics formed by the jet vapor deposition.

Figure 3 shows the gate leakage current as a function of dielectric voltage ( $V_{di}$ ) across the ALD silicon nitride. Here,  $V_{di}=V_g-\phi_s-V_{fb}$  where  $\phi_s$  and  $V_{fb}$  are surface potential of silicon and flatband voltage, respectively. For comparison, we also showed the leakage current for the MOS capacitor with gate SiO<sub>2</sub> of the same  $T_{eq}(=2.4$  nm).<sup>15</sup> Comparable current level was observed for the ALD silicon nitride sample to that for the no-ALD sample with the same  $T_{eq}$  especially at the low dielectric voltage region (<1 V).

To investigate the conduction mechanism in the ALD




FIG. 3. Gate leakage current as a function of dielectric voltage ( $V_{di}$ ) of the MOS capacitor with ALD silicon nitride gate dielectrics (solid line). For reference, the experimental data for the gate SiO<sub>2</sub> of the same  $T_{eq}=2.4$  nm (see Ref. 15) are also shown (open circles). Calculated direct tunnel currents through the silicon nitride are also plotted (closed triangles) using the barrier height of 2.0 eV and the physical thickness of 3.5 nm.




FIG. 4. F–N (a) and F–P (b) plots of leakage current characteristics of the MOS capacitor with ALD silicon nitride gate dielectrics in Fig. 3. Here,  $I_g$  and  $E$  represent the gate current density and dielectric field, respectively.

silicon nitride, we show the Fowler–Nordheim (F–N) and Frenkel–Poole (F–P) plots of the gate current–dielectric field ( $I_g$ – $E$ ) characteristics of the ALD silicon nitride sample in Fig. 4. In Fig. 4(a),  $I_g$ – $E$  characteristics clearly do not show a linear relation in the low dielectric field region ( $1/E > 0.2$  cm/MV). Here,  $E = V_{di}/T_{phy}$ , where  $T_{phy}$  is the physical thickness of the silicon nitride. In high  $E$  region ( $0.12 < 1/E < 0.2$  cm/MV), the barrier height obtained from the slope of the fitted broken linear line in Fig. 4(a) was 0.9 eV. This value is too small for the silicon nitride/Si barrier.<sup>4</sup> These results indicate that the conduction mechanism is not the F–N tunneling in the low dielectric field region studied in this letter. Similarly, the relative dielectric constant obtained from the slope of the broken linear line in Fig. 4(b) was 59, which is too large for silicon nitride. This suggests that the conduction mechanism is not the F–P conduction. In Fig. 3, calculated direct tunnel currents were shown using an effective mass of 0.3 times the free electron mass (closed triangles). When the barrier height is 2.0 eV, which is almost the same as that reported by Ma,<sup>4</sup> the calculated  $I_g$ – $V_{di}$  characteristics for the physical thickness of 3.5 nm fits well to the experimental one (solid line). Here, the thickness of 3.5 nm is consistent with the TEM results. Therefore, the conduction mechanism is probably the direct tunneling.

In summary, the thin ( $T_{eq} = 2.4$  nm) ALD silicon nitride gate dielectrics have been applied to the gate insulator for future ULSIs. Almost the same shape of the  $C$ – $V_g$  curves between the ALD silicon nitride and  $\text{SiO}_2$  sample suggests the interface state density of the ALD silicon nitride sample is almost the same as that of the  $\text{SiO}_2$  sample. No hysteresis in the  $C$ – $V_g$  curve shows the extremely small amount of the traps at the ALD silicon nitride/Si-substrate interface. The gate leakage current is comparable to the level of the gate  $\text{SiO}_2$  with the same  $T_{eq}$ . The conduction mechanism is considered to be the direct tunneling. Because of extremely uniform thickness control capability in the thin thickness region and the low thermal budget of ALD process ( $< 550$  °C), the ALD silicon nitride thin gate dielectrics combining with the other electrically high barrier insulator formed at low temperatures is a promising candidate for the ultrathin gate dielectrics for deep submicron CMOS transistors taking into account the good barrier characteristics for the boron penetration.

The authors wish to thank M. Kajimura for help with preparation of this manuscript.

- <sup>1</sup>Y. Saito, K. Sekine, M. Hirayama, and T. Ohmi, *Ext. Abst. Conf. Solid State Devices Mater., Hiroshima, 1998* (Business Center for Academic Societies Japan, Tokyo, 1998), p. 24.
- <sup>2</sup>H. Sato, A. Izumi, and H. Matsumura, *Appl. Phys. Lett.* **77**, 2752 (2000).
- <sup>3</sup>H.-H. Tseng, P. G. Y. Tsui, P. J. Tobin, J. Mogab, M. Khare, X. W. Wang, T. P. Ma, R. Hegde, C. Hobbs, J. Vetran, M. Hartig, G. Kenig, V. Wang, R. Blumenthal, R. Cotton, V. Kaushik, T. Tamagawa, B. L. Halpern, G. J. Cui, and J. J. Schmitt, *Tech. Dig. Int. Electron Devices Meet.* **1997**, 647 (1997).
- <sup>4</sup>T. P. Ma, *IEEE Trans. Electron Devices* **45**, 680 (1998).
- <sup>5</sup>A. Nakajima, T. Yoshimoto, T. Kidera, K. Obata, S. Yokoyama, H. Sunami, and M. Hirose, *Appl. Phys. Lett.* **77**, 2855 (2000).
- <sup>6</sup>H. Goto, K. Shibahara, and S. Yokoyama, *Appl. Phys. Lett.* **68**, 3257 (1996).
- <sup>7</sup>K. Ooba, Y. Nakashima, A. Nakajima, and S. Yokoyama, *Ext. Abst. Conf. Solid State Devices Mater., Hiroshima, 1998* (Business Center for Academic Societies Japan, Tokyo, 1998), p. 22.
- <sup>8</sup>W. Hansch, A. Nakajima, and S. Yokoyama, *Appl. Phys. Lett.* **75**, 1535 (1999).
- <sup>9</sup>M. Tabe and T. Yamamoto, *Appl. Phys. Lett.* **69**, 2222 (1996).
- <sup>10</sup>M. Tabe, T. Yamamoto, and Y. Terao, *Appl. Surf. Sci.* **117/118**, 131 (1997).
- <sup>11</sup>M. Navi and S. T. Dunham, *Appl. Phys. Lett.* **72**, 2111 (1998).
- <sup>12</sup>T. L. Chu, J. R. Szedon, and C. H. Lee, *Solid-State Electron.* **10**, 897 (1967).
- <sup>13</sup>D. Frohman-Bentchkowsky and M. Lenzlinger, *J. Appl. Phys.* **40**, 3307 (1969).
- <sup>14</sup>D. Frohman-Bentchkowsky, *Proc. IEEE* **58**, 1207 (1970).
- <sup>15</sup>M. Fukuda, W. Mizubayashi, A. Kohno, S. Miyazaki, and M. Hirose, *Jpn. J. Appl. Phys., Part 2* **37**, L1534 (1998).