

博士論文

Analysis and Modeling of Injection
Enhanced Insulated Gate Bipolar
Transistor for Power Electronic
Circuit Simulation

（ パワーエレクトロニクス回路
シミュレーション用注入加速型
IGBT の解析とモデル化 ）

山本 貴生

広島大学大学院先端物質科学研究科

2014 年 9 月

目次

1. 主論文

Analysis and Modeling of Injection Enhanced Insulated Gate Bipolar Transistor for Power Electronic Circuit Simulation

(パワーエレクトロニクス回路シミュレーション用注入加速型IGBT の解析とモデル化)

山本 貴生

2. 公表論文

- (1) Compact Modeling of Floating-Base Effect in Injection-Enhanced Insulated-Gate Bipolar Transistor Based on Potential Modification by Accumulated Charge.

Takao Yamamoto, Masataka Miyake, and Mitiko Miura-Mattausch
Japanese Journal of Applied Physics, **52**, 04CP07-1 04CP07-5 (2013).

- (2) Compact modeling of injection-enhanced insulated-gate bipolar transistor for accurate circuit switching prediction.

Takao Yamamoto, Masataka Miyake, Hisato Kato, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
Japanese Journal of Applied Physics, **53**, 04EP13-1 – 04EP13-6 (2014).

- (3) Compact Modeling of Injection Enhanced Insulated Gate Bipolar Transistor Optimized Influence of Frequency Dependent.

Takao Yamamoto, Masataka Miyake, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
IEICE Trans Electron., Vol.E97-C No.10 pp.1021-1027, Oct (2014)

主論文

ANALYSIS AND MODELING OF INJECTION
ENHANCED INSULATED GATE BIPOLAR
TRANSISTOR FOR POWER ELECTRONIC
CIRCUIT SIMULATION

A DISSERTATION
SUBMITTED TO THE DEPARTMENT OF SEMICONDUCTOR
ELECTRONICS AND INTEGRATION SCIENCE
GRADUATE SCHOOL OF ADVANCED SCIENCES OF MATTER
HIROSHIMA UNIVERSITY

TAKAO YAMAMOTO

September 2014

preface

Power electronics are very frequently used in home electronics and automobile field. High performance power devices are keys for advanced power electronic products. Required performances for the power device are low power loss as well as low noise. Here there are several types of power devices developed such as bipolar transistor, DMOS, super junction MOSFET and insulated-gate bipolar transistor (IGBT). Among them IGBT realizes the high current controllability together with the high breakdown voltage of over 500V. Even though IGBT is driven by applied voltage on the gate of the MOSFET part, the main part consists of a bipolar, and thus the low power consumption of the drive circuit can be realized.

Due to the advantage, IGBT has been widely applied for inverter circuits of power electronics. In order to further improve the performance, different IGBT structures have been developed according to different application purposes. The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage, enabling a smooth switching waveform (soft switching) in comparison to the conventional IGBT. Abrupt switching (hard switching) causing destruction and noise of circuits is intended to avoid in the automotive application field. Fig. 1 shows the schematic structure of IEGT, where one side of the p-base region is floated. Therefore structure becomes asymmetric. It is known that this structure induces the injection enhancement effect.

Since IEGT has been utilized for applications where reduced voltage overshoot is required the soft switching of IEGT is well applicable. However, it causes at the same time large switching loss. To optimize the trade-off between the low overshoot and the low energy-loss, accurate circuit simulations valid for investigating the optimization of IEGT is inevitable.

Acknowledgement

This thesis is the result of my years of work in the Ultra Small Devices Engineering Laboratory and DENSO corporation whereby I am accompanied by many people who have shared their time, talent and friendship. I would like to express my deep appreciation to all of them.

To Prof. Mitiko Miura-Mattausch, my research adviser, for her care and guidance throughout the time of visiting to the laboratory and the question by e-mail. Her technical advice and constant encouragement have been very vital to the completion of this work. Miura-sensei gave me a lot of opportunities to participate in conferences and submit papers.

To Prof. Masataka Miyake, my secondary research adviser, for his critical advice on my analyses results and suggestions on my analysis method of device distribution.

To Prof. Hans Juergen Mattausch, also my secondary research adviser, for his valuable comments on my research topic. He has been very helpful in checking my papers.

To Prof. Uwe Feldmann for his critical comments on the floating-bas model formulation and implementation. And, He has encouraged me very much.

To Mr. Shuji Agatsuma and Mr. Hisato Kato at DENSO corporation, for their useful discussions about the plan of model development. And, I have received the support of the work in the company

To Mr. Hiromitsu Tanabe, and Mikimasa Suzuki at DENSO corporation, for their useful discussions about IEGT device structure and confirmatio of the material.

To Mr. Ryotaro Miura and Mr. Yasutaka Sennda who have provided the measurement data on IEGT device switching waveforms for circuit operation.

To all the former and current members of the laboratory and DENSO corporation.

Lastly, to my wife, my child Takuto and Hiromu for their moral support and care, to whom I dedicate this work.

I will do my best to reward all the graces and merits I am receiving.

Contents

preface	ii
Acknowledgement	iii
1 Introduction	1
1.1 Backgrounds	1
1.2 IGBT Device description	4
1.3 Existing compact IGBT model	5
1.3.1 MOS Part	7
1.3.2 BJT Part	11
1.4 Purpose of This Research	15
2 Analysis of Floating-Base Structure	17
2.1 Motivation	17
2.2 IEGT structure	20
2.3 Switching Wave Form IGBT and IEGT	20
2.4 2D Device Simulation Result	21
2.4.1 Hole Accumulation	24
2.4.2 Potential Transition	25
2.4.3 Collector Current and Floating-Base Potential	26
2.5 Influenc of Gate Capacitance	29
3 Floating-base structure modeling (HiSIM-IEGT)	31
3.1 Concept of extend HiSIM-IGBT for HiSIM-IEGT	31

3.2	Model Development	32
3.2.1	Floating-Base Capacitance Model	32
3.2.2	Potential Node Model	35
3.2.3	Model Implementation	36
3.3	Relation of Gate Capacitance and Switching Waveform	40
4	HiSIM-IEGT Model Optimized Influenc of Frequency dependence	42
4.1	Influenc of Carrier Delay	42
4.2	Frequency Dependence of Gate Capacitance	42
4.3	NQS Modeling for Floating-Base Structure	46
4.4	Comparison of Measurement Switching Wave Form and Circuit Simulation Results	47
5	Conclusion	50
5.1	Summary	50
5.2	Future Work	51
A	NQS model formulation	52
	Bibliography	54

List of Figures

1.1	Device types and fields	2
1.2	Transistor device structure.	2
1.3	Cross section of IGBT structure.	4
1.4	(a) Schematic cross-section of half cell unit of IGBT.(b) The conceptual model framework of HiSIM-IGBT.	5
1.5	Parameter mapping of HiSIM-IGBT.	6
1.6	HiSIM-IGBT terminal.	7
1.7	Circuit diagram inside the HiSIM-IGBT model.	7
1.8	The surface potential distribution in the MOSFET channel.	9
1.9	Schematic of the 1D excess-carrier distribution.	14
2.1	Studied basic circuit and its element values.	18
2.2	Measured transient characteristics in comparison with simulation results with original HiSIM-IGBT. (Wave form)	18
2.3	Measured transient characteristics in comparison with simulation results with original HiSIM-IGBT. (Switching loss)	19
2.4	Comparison of two IGBT structures: (a) symmetrical IGBT and (b) asymmetrical IEGT.	20
2.5	Simulation circuit and simulation structure	21
2.6	Comparison with open condition and short condition	21
2.7	The gate contact is divided into different contributions.	22
2.8	Capacitance measurement circuit.	22
2.9	2D device simulation result of gate capacitance for floating-bas structure at $V_{ce} = 600$ V, frequency = 0:001 Hz, and V_{ge} sweep.	23

2.10	The expansion of C_{gg} .	23
2.11	2D device simulation result of I_c and different gate currents switch turn-on condition. (current rise rate: $di/dt=82.5A/us$)	24
2.12	Simulated electrostatic potential around the gate (V) ($V_{ce} = 600$ V).	25
2.13	Simulated hole-density distributions around the gate (/cm ³) ($V_{ce} = 600$ V).	26
2.14	Potential distribution of line A.	27
2.15	2D device simulation of C_{gg} . The IGBT structure.	28
2.16	2D device simulation of C_{gg} . The IEGT structure.	28
2.17	2D device simulation results of C_{gg} , floating-bas voltage, and I_c current for floating-bas structure.	29
2.18	2D device simulation model of width length difference.	30
2.19	2D device simulation result of the width (W_{float}) dependence of C_{gg} .	30
3.1	Equivalent circuit of the developed IEGT model. The parameter of floatin base region.	32
3.2	The picture of SiO_2 thickness change pattern.	33
3.3	2D-device simulation result of the SiO_2 thickness dependence of C_{gg} .	34
3.4	Switching waveform (I_c) comparison of a base model, the model which twice SiO_2 thickness, and the model which doubled the concentration of floating-base	35
3.5	2D-device SIM. result of the floatin base concentration dependence of C_{gg} .	35
3.6	2D-device simulation result of changing the lifetime of electrons and holes dependence of C_{gg} .	36
3.7	Gate cap. calculated with HiSIM-IEGT model and 2D device simulation result.	37
3.8	2D-device simulation condition of the gate capacitance.	38
3.9	2D-device simulation result of floating-bas OPEN and GND conditions.	38
3.10	Simuration conditions.	39
3.11	New HiSIM-IEGT simulation result of floating-bas OPEN and GND conditions.	39

3.12	2D-device simulation results of C_{gg} . Range A and C shows positive value. Range B shows negative value.	41
3.13	2D device simulation result of switching turn-on (a) I_c current. (b) gate voltage.	41
4.1	Measurement switching waveform in comparison to simulation results with conventional HiSIM-IGBT under turn-off condition.	43
4.2	The image of carrier delay.	43
4.3	Total gate capacitance C_{gg} of 2D device simulation results as a function of the gate voltage V_{ge} at $V_{ce}=600V$. Frequencies applied for the simulation are depicted.	44
4.4	2D device simulation result of the minimum C_{va} value as a function of the frequency applied at $V_{ce}=600V$	45
4.5	2D device simulation result. The floating-bas width dependence of the minimum value of total C_{gg} at $V_{ce}=600V$	45
4.6	2D device simulation result of the matrix of negative gate current appearance.	46
4.7	Comparison of calculated switching turn-on waveform with measurement results I_c waveform.	48
4.8	Comparison of calculated switching turn-on waveform with measurement results V_{ce} waveform.	49
4.9	Comparison of calculated switching turn-on loss.	49

Chapter 1

Introduction

1.1 Backgrounds

Power electronics are very frequently used in home electronics and automobile field. Automobile manufacturers are required to consider environmental problems and to reduce the fuel consumption of their products. The hybrid system(HV) and electric vehicles (EV) are expected as a way to solve the problem which is enabled by advanced development of power electronics product.

Nowadays, many power devices are used for achieving reliable, safe, as well as economic automobiles. High performance power devices are keys for advanced power electronic products. Required performances for the power device are low power loss as well as low noise. Here there are several types of power devices developed such as bipolar junction transistor(BJT), metal-oxide-semiconductor field-effect transistor (MOSFET), super junction MOSFET(SJ-MOS) and insulated-gate bipolar transistor (IGBT) as shown Fig. 1.1 and Fig. 1.2. Among them IGBT realizes the high current controllability together with the high breakdown voltage of over 600V [1]. Even though IGBT is driven by applied voltage on the gate of the MOSFET part, the main part consists of a bipolar, and thus the low power consumption of the drive circuit can be realized.




Figure 1.1: Device types and fields




Figure 1.2: Transistor device structure.

Due to the advantage, IGBT has been widely applied for inverter circuits of power electronics [2, 3, 4]. In order to further improve the performance, different IGBT structures have been developed according to different application purposes [5, 6, 7, 8, 9, 10]. The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage [11], enabling a smooth switching waveform (gradual slope switching) in comparison to the conventional IGBT [12, 13]. Abrupt switching (hard switching) causing destruction and noise of circuits is intended to avoid in the automotive application field. In the automobile application field the noise which cause a bad influence on other products is disliked. The feature of IEGT structure is having floating p-base region. IGBT and IEGT have a structurally different portion. It is known that this structure difference induces the injection enhancement effect.

Since IEGT has been utilized for applications where reduced voltage overshoot is required the gradual slope switching of IEGT is well applicable. However, it causes at the same time large switching loss. To optimize the trade-off between the low overshoot and the low energy-loss, accurate circuit simulations valid for investigating the optimization of IEGT characteristics are necessary.

Satisfactory IGBT models are already used for various circuits [14, 15, 16]. However, they are not comprehensive physical models valid for practical circuit designs. Here we developed the compact model HiSIM-IEGT based on the conventional IGBT model HiSIM-IGBT for circuit operation. HiSIM-IGBT has been developed for simulating circuit performance [17, 18, 19], which solves the potential distribution within IGBT explicitly under fully dynamic load conditions, through the surface-potential-based modeling approach including the advanced MOSFET model HiSIM [20, 21, 22]. The main development of HiSIM-IEGT is modeling the hole accumulation in the floating-base region, which is the origin of the injection enhancement [23]. Since the main advantage of IEGT is the soft switching, our focus is given on the transient characteristics of the hole accumulation phenomenon. For the purpose we analyzed capacitance characteristics in detail. Finally we verify the switching performance of the developed HiSIM-IEGT in comparison to measurements.




Figure 1.3: Cross section of IGBT structure.

1.2 IGBT Device description

The IGBT is a device which combines the advantages of the BJT and MOSFET. It has many advantageous such as a low on-state resistance, high voltage capability, and a high switching speed along with MOSFET gate controllability. And it has very wide safety operation area (SOA) [1]. These SOA's enable device protection from an abnormally large drain-current surge.

The IGBT has structure which added p-type layer to drain of n-type MOS FET currently used most widely as a power switching element. Gate structure of metal-oxide-semiconductor is common with the MOSFET. There are differences in electrical characteristics.

Figure 1.3 is cross section structure when IGBT is reported for the first time [1]. The source layer is arranged periodically. It creates low-resistance bypasses for holes to reach the source electrode directly. It becomes unnecessary to bypass under source. And, it works as the shunting resistance for the parasitic n-p-n transistor.

Figure 1.4(a) shows the complicated IGBT structure which combines a BJT with a MOSFET for base-current switching.

I will explain the switching operation easily. Turn-ON the MOSFET on the upper




Figure 1.4: (a) Schematic cross-section of half cell unit of IGBT.(b) The conceptual model framework of HiSIM-IGBT.

surface when a positive voltage is applied between the emitter electrodes and the collector electrode, PN junction diode on the lower surface is forward biased, the n-base layer is modulated conductivity holes injected from the p+ layer. Because the hole exists in the n-base layer, it is necessary to discharge the carriers accumulated in the drift layer when the turn-off. The hole current continues to flow even after the turn-off. It is called tail current and it is the characteristic of the device which carries out bipolar operation. Since it has PN junction in the collector side, ON voltage is certainly overlapped on junction potential (about 0.6V). For this reason, for those of a MOSFET I_c rises from $V_d = 0V$ becomes advantageous in the area of low-voltage, IGBT is used in applications that require high breakdown voltage of over 600V.

1.3 Existing compact IGBT model

HiSIM-IGBT model consists of two transistors, MOSFET and BJT. It was modeled for circuit simulations [e.g., 1.4(b)]. The MOSFET supplies the base current for the BJT part. A surface-potential-based model for high-voltage MOSFET HiSIM HV is applied

as the MOSFET part. HiSIM-IGBT's BJT part captures four specific features. One is the trench-bottom MOSFET gate charge $Q_{g,bottom}$ which forms a large Miller capacitance during switching operations. The second one is the base resistance R_{base} which determines the IGBT on-state voltage drop. Device-structural parameters, from which above features originate, are taken into account as summarized in Fig. 1.5.




Figure 1.5: Parameter mapping of HiSIM-IGBT.

The normal IGBT structure has 3 terminals. The terminals were called Collector, Emitter, and Gate. HiSIM-IGBT considers 4 terminals, Collector, Emitter, Gate, and Base (Fig. 1.6). The reason is that HiSIM-IGBT has been developed based on the HiSIM's MOSFET-model framework. And combined the MOSFET model and BJT model. The circuit diagram of HiSIM-IGBT is shown in Fig. 1.7. In addition to the main 3 external terminals, four nodes (b, b', c', e') are considered to describe all important features of IGBT.



Figure 1.6: HiSIM-IGBT terminal.




Figure 1.7: Circuit diagram inside the HiSIM-IGBT model.

1.3.1 MOS Part

There are many variety of MOS model [24, 25, 26, 27]. A surface-potential-based model for high-voltage MOSFET HiSIM-HV model is applied as the MOSFET part [28]. Its source and bulk terminals are connected together and are named as the emitter terminal. The drain terminal is connected to the base node within the IGBT framework. MOS part

is a trigger for IGBT operation. MOSFET part is compact model developed based on the drift-diffusion approximation. The important part in this model are the surface potential at the source and drain nodes. The surface potentials are calculated iteratively using Poisson equation as a function of applied voltage.

The MOSFET drain current I_{ds} as expressed in terms of the quasi-Fermi potential ϕ_s is given by

$$I_{ds} = Wq\mu_{eff}n(y)\frac{d\phi_f}{dy} \quad (1.1)$$

where μ_{eff} is effective carrier mobility, $n(y)$ is carrier density at position y along the channel. The Fermi potential expressed in surface potential ϕ_s is

$$\frac{d\phi_s}{dy} = \frac{d\phi_s(y)}{dy} + \frac{1}{\beta} \frac{d \ln n(y)}{dy} \quad (1.2)$$

Substituting Eq. (1.1) to (1.2) gives a current equation which consists of two terms

$$I_{ds} = Wq\mu_{eff}n(y) \left(\frac{d\phi_s(y)}{dy} + \frac{1}{\beta} \frac{d \ln n(y)}{dy} \right) \quad (1.3)$$

The first term denotes the drift current which is carrier flow due to the electric field along the channel. The second term denotes the diffusion current which exists due to a difference in charge concentration gradients. Charge diffuses from regions of high charge concentration to low concentration giving rise to electric current.

The charge-sheet approximation assumes that the inversion charges are located at the Si surface like a sheet of charge and that there is no potential drop. The total charge density Q_s in the channel at position y is

$$Q_s(y) = Q_b(y) + Q_i(y) \quad (1.4)$$

where $Q_b(y)$ is bulk charge density and $Q_i(y)$ is the inversion charge density.

By applying the Gauss law, the charge density induced in the substrate is derived from the Poisson equation

$$\begin{aligned}
 (Q_b(y) + Q_i(y)) &= C_{ox}(V_G' - \phi_s(y)) \\
 &= \sqrt{\frac{2\epsilon_{Si}qN_{sub}}{\beta}} \left[\exp\{\beta(\phi_s(y) - V_{bs})\} + \beta(\phi_s(y) - V_{bs}) \right. \\
 &\quad \left. 1 + \frac{n_{p0}}{p_{p0}} (\exp(\beta(\phi_s(y) - \phi_f(y))) \right. \\
 &\quad \left. \exp(\beta(V_{bs} - \phi_f(y))) \right]^{0.5}
 \end{aligned} \tag{1.5}$$

$$C_{ox} = \frac{\epsilon_{ox}}{T_{ox}} \tag{1.6}$$

$$V_G' = V_{gs} - V_{fb} + \Delta V_{th} \tag{1.7}$$




Figure 1.8: The surface potential distribution in the MOSFET channel.

$$\beta = \frac{q}{kT} \quad (1.8)$$

where $Q_b(y)$ is the bulk charge density along the channel, $Q_i(y)$ is the inversion charge density, and $\phi_f(y)$ takes a value between 0 and V_{ds} . V_{fb} is the flat-band voltage, T_{ox} is the gate-oxide thickness, and ΔV_{th} is the threshold voltage shift due to the short-channel effect. ϵ_{Si} and N_{sub} are the silicon permittivity and the substrate impurity concentration, respectively. The electron charge is denoted by q . The Boltzmann constant and the lattice temperature in Kelvin are k and T , respectively.

HiSIM-IGBT describes the trench-bottom nonlinear MOS capacitance with the surface-potential-based approach. The trench-bottom gate-overlap charge equation is written with the calculated ϕ_S as

$$Q_{g,bottom} = W_{eff} \cdot L_{overLD} \cdot \left(\sqrt{\frac{2\epsilon_{Si}qN_{over}}{\beta} \sqrt{\beta(\phi_S + V_{ds} - 1)}} \right) \quad (1.9)$$

under the depletion and the accumulation conditions, and

$$Q_{g,bottom} = W_{eff} \cdot L_{overLD} \cdot C_{ox,edge} (V_{gs} - V_{fb,over} - \phi_S) \quad (1.10)$$

under the inversion condition, where $C_{ox,edge} = \epsilon_{ox}/T_{ox,edge}$. Here $T_{ox,edge}$ and L_{overLD} are the oxide thickness and the oxide length of the trench-bottom region, respectively. N_{over} and $V_{fb,over}$ are the base impurity concentration near the trench-bottom region and the flat band voltage for the overlap MOS structure, respectively.

The charge density is calculated by the Poisson equation as

$$\frac{d^2\phi_s(y)}{dy^2} = \frac{q}{\epsilon_{Si}} [p_{p0} \exp(\beta\phi_f - 1) - n_{p0} \exp(\beta\phi_f - 1)] \quad (1.11)$$

where p_{p0} is the density of holes and n_{p0} is the density of electrons in the p-region at thermal equilibrium.

The calculate result of Eq. (1.5) leads to electric field ϵ along the lateral direction

$$\begin{aligned}
\varepsilon(y) &= \frac{d^2\phi_s(y)}{dy^2} \\
&= \pm \frac{\sqrt{2}kt}{qL_D} \left[\exp(\beta(\phi_s(y) - V_{bs})) + \beta(\phi_s(y) - V_{bs}) - 1 \right) \\
&\quad + \frac{p_{p0}}{n_{p0}} \exp(\beta(\phi_s(y) - \phi_f(y))) + \exp(\beta\phi_s(y) - \phi_s(y) - \phi_f(y)) \Big]^{0.5}
\end{aligned} \tag{1.12}$$

Using Gauss' theorem, Q_s becomes

$$\begin{aligned}
Q_s(y) &= \epsilon_{Si}\epsilon_s \\
&= qN_{sub}L_D \left[\exp(\beta(\phi_s - V_{bs})) + \beta(\phi_s - subVbs) - 1 \right) \\
&\quad + \frac{p_{p0}}{n_{p0}} \exp(\beta(\phi_s(y) - \phi_f(y))) + \exp(\beta\phi_s(y) - \phi_s(y) - \phi_f(y)) \Big]^{0.5}
\end{aligned} \tag{1.13}$$

1.3.2 BJT Part

The BJT part is a point for determining a current characteristic of the IGBT. Voltage drop at the forward p/n junction $V_{eb,bjt}$ (the potential difference between the collector and base nodes, which are originally between the emitter and the base in BJT) is the most important physical variable in HiSIM-IGBT. $V_{eb,bjt}$ is calculated by a circuit simulator based on the circuit diagram inside the model shown in Fig. 1.7.

$$V_{eb,bjt} = V(c', b') \tag{1.14}$$

$$V_{cb,bjt} = V(e', b') \tag{1.15}$$

The BJT current equations in HiSIM-IGBT are modeled with the BJT junction potentials (V_{eb} and V_{cb}) [42]. Those junction potentials are iteratively calculated by the circuit simulator with the equivalent circuit shown in Fig. 1.1.4(b). Our specific effort is given on calculating accurate potential values by modeling of the base resistance.

The base resistance plays an important role for the functionality of an IGBT [43]. Based on a simplified carrier distribution approximated by an exponential function of the distance from the c/b junction, the base resistance in HiSIM-IGBT is modeled as

$$\begin{aligned}
 R_{\text{base}} &= \frac{1}{qA(\mu_{\text{BJT},n} + \mu_{\text{BJT},p})} \int_0^{W_{\text{base}}} \frac{1}{p_{\text{base}}(y)} dy \\
 &= \frac{1}{qA(\mu_{\text{BJT},n} + \mu_{\text{BJT},p})} \cdot \left[\frac{L_{\text{dec}}}{p_{\text{min}}} \cdot \ln \left(p_{\text{inj}} + p_{\text{min}} \cdot \exp \left(\frac{y}{L_{\text{dec}}} \right) \right) \right]_0^{W_{\text{base}}} \\
 &= \frac{1}{qA(\mu_{\text{BJT},n} + \mu_{\text{BJT},p})} \cdot \frac{L_{\text{dec}}}{p_{\text{min}}} \\
 &\quad \cdot \left\{ \ln \left(p_{\text{inj}} + p_{\text{min}} \cdot \exp \left(\frac{W_{\text{base}}}{L_{\text{dec}}} \right) \right) - \ln(p_{\text{inj}} + p_{\text{min}}) \right\}
 \end{aligned} \tag{1.16}$$

Here the hole density at the c/b junction ($y = 0 \mu\text{m}$) is written as $p_{\text{inj}} = p_{n0,b} \exp\left(\frac{qV_{\text{cb}}}{kT}\right)$. $\mu_{\text{BJT},n}$ and $\mu_{\text{BJT},p}$ are the electron and hole mobilities, respectively.

$$\mu_{\text{BJT},n} = \text{BJTMUEN} \left(\frac{W_{\text{qn}}}{\text{BJTWB}} \right)^{\text{BJTMUEQN}} \tag{1.17}$$

$$\mu_{\text{BJT},p} = \text{BJTMUEP} \left(\frac{W_{\text{qn}}}{\text{BJTWB}} \right)^{\text{BJTMUEQN}} \tag{1.18}$$

The base charge is also modeled as

$$\begin{aligned}
Q_{\text{base}} &= qA \int_0^{W_{\text{base}}} p_{\text{base}}(y) dy \\
&= qA \left[L_{\text{dec}} p_{\text{inj}} \exp\left(-\frac{y}{L_{\text{dec}}}\right) + p_{\text{min}} \cdot y \right]_0^{W_{\text{base}}} \\
&= qA \left\{ L_{\text{dec}} p_{\text{inj}} \cdot \left[\exp\left(-\frac{W_{\text{base}}}{L_{\text{dec}}}\right) - 1 \right] + p_{\text{min}} \cdot W_{\text{base}} \right\}
\end{aligned} \tag{1.19}$$

Depletion charge in the base at the emitter side is modeled as

$$Q_{\text{dep}} = q \cdot N_{\text{base}} \cdot A \cdot W_{\text{dep}} \tag{1.20}$$

where W_{dep} is the depletion width measured from the e/b junction, which is a function of V_{eb} .

The carrier distribution model is introduced especially for better modeling capability of the punch-through type IGBT. Carrier distribution is separated into three regions, the depletion region, the quasi-neutral region and the buffer/FS region as shown Fig. 1.9.

$$f(x) = \begin{cases} p_{\min} \cdots (\text{depletionregion}) \\ p_{\text{inj}} \cdot \exp\left(\frac{x}{L_{\text{dec}}}\right) + \text{BJTNB} \cdots (\text{quasi neutralregion}) \\ p_{\text{inj,buffer}} \cdot \exp\left(\frac{x + \text{BJTWBUFF}}{L_{\text{buff}}}\right) \cdots (\text{buffer/FSregion}) \end{cases} \quad (1.21)$$

where

$$\text{depletionregion} : 0 \leq \text{BJTWB} \quad x \leq W_{\text{dep}} \quad (1.22)$$

$$\text{quasi neutralregion} : W_{\text{dep}} < \text{BJTWB} \quad x < \text{BJTWB} \quad (1.23)$$

$$\text{buffer/FSregion} : \text{BJTWB} \leq \text{BJTWB} \quad x \leq \text{BJTWB} + \text{BJTWBUFF} \quad (1.24)$$




Figure 1.9: Schematic of the 1D excess-carrier distribution.

1.4 Purpose of This Research

The purpose of this study is analyze the characteristic of IEGT structure using 2D-device structure, and extending the HiSIM-IGBT model.

The novel proposals to approach the purpose are as follows.

1. The floating-bas effect is investigated by 2D-device simulations. To investigate the internal behavior by focusing on the capacitor characteristics.
2. To develop a model of the floating-bas structure that include capacitance and potential mechanism.
3. To implement the floating-bas model into HiSIM-IGBT model and verify the simulation result.
4. To investigate influenc of frequency dependence to total gate capacitance.
5. To verify the switching wave form by comparing with experimental result data and the simulation result using new develop model.

This thesis consists of 5 chapters.

Chapter 2 (Analysis of Floating-Base Structure) reviews the analysis result of the capacity characteristics which floating-bas structure causes. The potential change of the floating-bas part and the relation of hole accumulation is presented.

In **Chapter 3** (Floating-Base structure modeling (HiSIM-IEGT)) , the modeling of the floating-bas structure is described. The potential of floating-bas region is calculated by the relation between the collector current I_c . And, hole accumulation is expressed as a n-MOS capacitor.

Chapter 4 (HiSIM-IEGT Model Optimized Influenc of Frequency Dependence) presents influenc of frequency dependence for gate capacitance. And, the Non-Quasi-Static (NQS) effect model implement in new develop HiSIM-IEGT model based on the carrier transient delay.

Chapter 5 (Conclusion) summarizes of this thesis and the plans for further development.

Appendix A (NQS model formulation) gives the equivalence of the NQS charge formulation to a differential rate equation.

Chapter 2

Analysis of Floating-Base Structure

2.1 Motivation

Satisfactory IGBT models are already used for various circuits. However, they are not comprehensive physical models valid for practical circuit designs. HiSIM-IGBT has been developed for simulating circuit performance, which solves the potential distribution within IGBT explicitly under fully dynamic load conditions, through the surface-potential-based modeling approach including the advanced MOSFET model HiSIM. However, it considers the symmetrical trench-type IGBT structure, where both sides of the p-base are connected to the emitter.

Figure 2.1 shows the studied basic circuit with its element values. Measurements and results with HiSIM-IGBT developed for the symmetrical structure are compared in Fig. 2.2. The threshold voltage of the studied IGBT is 6.5 V, and the model parameter values of HiSIM-IGBT were extracted from the measured I_c - V_{ce} characteristics. It was observed that the measured waveform of the collector current I_c is not steep for IEGT, and soft switching is realized.

On the contrary, the model calculation result with HiSIM-IGBT shows no soft switching. Since the simulation result shows a clear deviation from the measured waveform, it appears that the loss calculation error is large, as shown in Fig. 2.3. It is not suitable for the switching prediction of the energy loss. The difference between the measured and




Figure 2.1: Studied basic circuit and its element values.




Figure 2.2: Measured transient characteristics in comparison with simulation results with original HiSIM-IGBT. (Wave form)

calculated waveforms is attributed to the floating-bas effect, which is not yet considered

in HiSIM-IGBT. The purpose of this investigation is to extend HiSIM-IGBT for the asymmetrical IEGT structure, where one side of the p-base is disconnected and floated. For this purpose, we analyzed capacitance characteristics in detail.




Figure 2.3: Measured transient characteristics in comparison with simulation results with original HiSIM-IGBT. (Switching loss)

2.2 IEGT structure

Figure 2.4 shows the symmetrical trench-type IGBT structure where both sides of the p-base are connected to the emitter and the asymmetrical trench-type IGBT structure.




Figure 2.4: Comparison of two IGBT structures: (a) symmetrical IGBT and (b) asymmetrical IEGT.

2.3 Switching Wave Form IGBT and IEGT

It was observed that the measured waveform of the collector current I_c of the IEGT is not as steep as that of the IGBT, and thus a softer switching behavior is observed as shown by a dashed circle. However, the circuit simulation result with HiSIM-IGBT for the symmetrical structure shows no soft switching. The difference between the measured and calculated waveforms is attributed to the floating-base effect, which is not yet considered in HiSIM-IGBT.




Figure 2.5: Simulation circuit and simulation structure




Figure 2.6: Comparison with open condition and short condition

2.4 2D Device Simulation Result

The floating-bas effect is investigated with 2D evicse simulations [29]. Fig. 2.7 depicts separate contributions from different parts of the gate oxide to the total C_{gg} . The gate oxide divides into three parts, Namely, the gate oxides are divided into three parts, the emitter

side (Gate l), the bottom region (Gate b) and the floating-base side (Gate r). Fig. 2.8 shows gate capacitance measurement circuit. It has measured on the conditions near static condition.




Figure 2.7: The gate contact is divided into different contributions.




Figure 2.8: Capacitance measurement circuit.

Through the increase of V_{ge} induces the inversion condition, which causes the positive C_{gg} as shown in Fig. 2.10. It can be seen that the negative C_{gg} of the floating base (Gate r) dominates the total C_{gg} [30, 31, 32] as shown in Fig. 2.9, and that the positive C_{gg} induced on Gate l is negligible.




Figure 2.9: 2D device simulation result of gate capacitance for floating-base structure at $V_{ce} = 600$ V, frequency = 0:001 Hz, and V_{ge} sweep.




Figure 2.10: The expansion of C_{gg} .

Fig. 2.11 depicts 2D device simulation results of I_c and the gate current under the turn-on condition. For the gate current contributions from different parts are depicted separately. It is seen that the negative current flows in the floating-base side (Gate r) at the beginning stage of the collector current flow. This negative current is the origin of the negative capacitance of C_{gg} . By switching on the gate the collector current starts to flow due to the electron injection from the emitter. This causes the positive C_{gg} at Gate l. The collector current flow induces the hole accumulation underneath Gate r. This is the origin of the negative C_{gg} . Thus our focus is given on modeling the negative C_{gg} .




Figure 2.11: 2D device simulation result of I_c and different gate currents switch turn-on condition. (current rise rate: $di/dt=82.5\text{A/us}$)

2.4.1 Hole Accumulation

Figure 2.12 shows equi-hole-density contours. When V_{ge} reaches the threshold voltage ($V_{ge} 6.5\text{ V}$), the contacted p-base side forms the depletion layer as well as the inversion layer under the gate as can be seen from the low hole concentration. On the other hand,

the hole-density contours on the floating-base side remain nearly unchanged, except in the depletion region at the n-/p-base junction, which is filled with holes injected from the collector for $V_{ge} > V_{th}$. The potential distribution along the cross section shown by line A is depicted in Fig. 5. It is clearly seen that the contacted-base side forms the inversion layer and the non contacted side forms the accumulation layer.




Figure 2.12: Simulated electrostatic potential around the gate (V) ($V_{ce} = 600$ V).

2.4.2 Potential Transition

The floating-base effect is investigated by two-dimensional (2D) device simulations.¹⁶ Figure 2.13 shows electrostatic potential contours for different gate voltage V_{ge} values around the trench gate oxide for the same conditions as shown in Fig. 2.12. In the $V_{ge} > V_{th}$ case, the potential distributions in the emitter-connected and floating bases are nearly the same. However, the gate control becomes completely different between the two structures under the $V_{ge} < V_{th}$ condition when I_c begins to flow. Under this condition, the potential value on the floating-base side becomes even higher than V_{ge} . However, the potential value does not exceed 24.8V in the studied case, even with a further increase in V_{ge} .




Figure 2.13: Simulated hole-density distributions around the gate ($/\text{cm}^3$) ($V_{ce} = 600 \text{ V}$).

2.4.3 Collector Current and Floating-Base Potential

The potential distribution along the cross section shown by line A (see Fig. 2.13) is depicted in Fig. 2.14. It is clearly seen that the contacted-base side forms the inversion layer and the non contacted side forms the accumulation layer. Beyond the threshold condition, the collector current flows into the floating-base region as well and fills the entire region with holes. This hole injection into the floating base is terminated after a certain number of holes occupy the region. It can be concluded that the floating-base potential shown in Fig. 2.13 is determined by a balance created by carrier dynamics responding to the potential distribution within the entire IEGT. The carrier response to the potential change can be investigated with the capacitance.

Figure 2.15, 2.16 shows a comparison of the 2D numerical simulation results of C_{gg} for IEGT and IGBT. The humps around V_{ge} 10V observed for both structures are due to the resistive base effect under the on-current condition usually observed for power devices. A clear difference between the two structures is the sharp negative C_{gg} , which is observed only for the IEGT structure.






Figure 2.14: Potential distribution of line A.

Figure 2.15: 2D device simulation of C_{gg} . The IGBT structure.Figure 2.16: 2D device simulation of C_{gg} . The IEGT structure.

2.5 Influenc of Gate Capacitance

The origin of the ‘negative capacitance’ is attributed to the hole accumulation in the floatin base [30, 31, 32]. To model the charge distribution at Gate r, a potential node V_{fp} is investigated. The node is set at the surface of the floatin base as shown in Fig. 2.4. Figure 2.17 shows the relationship among different values as a function of V_{ge} . Beyond $V_{ge} \geq V_{th}$, the collector current increases, accompanied by the reduction in C_{gg} . At $V_{ge} \geq 7.5$ V, C_{gg} increases abruptly, which coincides with the start of the saturation of the floating-bas potential V_{fp} . As can be seen in Fig. 2.14, the start of V_{fp} saturation is attributed to the condition where the potential in the floatin base becomes higher than the upside potential of the n-base region V_b . However, the increase is stopped when V_{fp} exceeds V_b . Figure 2.19 shows the width [W_{float} : see Fig. 2.18] dependence of C_{gg} . Although the increase in W_{float} does not affect C_{gg} , the W_{float} reduction results in the V_{ge} shift to higher values. The total number of injected holes into the floating-bas region is reduced with a reduced W_{float} . This requires the V_{ge} increase to realize V_{fp} larger than V_b .




Figure 2.17: 2D device simulation results of C_{gg} , floating-bas voltage, and I_c current for floating-bas structure.





Figure 2.18: 2D device simulation model of width length difference.

Figure 2.19: 2D device simulation result of the width (W_{float}) dependence of C_{gg} .

Chapter 3

Floating-base structure modeling (HiSIM-IEGT)

3.1 Concept of extend HiSIM-IGBT for HiSIM-IEGT

The conventional HiSIM-IGBT is formed by combining a surface-potential-based MOSFET-part and carrier-distribution-based bipolar junction (BJT) transistor part. Those two parts are connected by conductivity-modulated base resistance. The model considers the potential distribution from the MOSFET part to the BJT junction by solving some internal potential nodes self-consistently. The current value of MOSFET (I_{ds}) is determined by “Drain” and “Emitter” and “Gate” nodes. By applying the Gauss law, the total charge density induced in the substrate is derived with the Poisson equation. The floating-base effect is modeled by considering the charge accumulation within the region in addition to the HiSIM-IGBT, as shown in Figs. 3.1, where the node V_{fp} is introduced to model the accumulation charge explicitly.




Figure 3.1: Equivalent circuit of the developed IEGT model. The parameter of floatin base region.

3.2 Model Development

3.2.1 Floating-Base Capacitance Model

When considering switching operation, it is one of important elements to take gate capacitance. Most of the IGBT capacitance consists of the MOSFET gate capacitance which includes the overlap parts with the n- base region at the bottom of the trench gate. HiSIM-IGBT describes this trench-bottom nonlinear MOS capacitance with the surface-potential-based approach. The floating-bas effect improved and produced the same model as the conventional HiSIM-IGBT trench-bottom MOS capacitor parts. Since original MOS capacitor was p-MOS, it was changed into n-MOS type, and it made various parameters correspond to floating-bas regions. The surface potential ϕ_s is calculated in the same manner as the MOSFET part. The floating-bas charge equation is written with the calculated ϕ_s as Eqs. (3.1) under the depletion and the accumulation conditions and inversion condition Eqs. (3.2), where $C_{ox, floating} = T_{ox} / T_{ox, floating}$.

$$Q_{g, floating} = W_{eff} * L_{overLF} ((2\epsilon_{si} q N_{overf} / \beta)^{0.5} * (\beta(\phi_s + V_{fp}) - 1)^{0.5}) \quad (3.1)$$

$$Q_{g,\text{floating}} = W_{\text{eff}} * L_{\text{overLF}} * C_{\text{ox,floating}}(V_{\text{gs}} - V_{\text{fb,floating}} - \phi_s) \quad (3.2)$$

Here $T_{\text{ox,floating}}$ and L_{overLF} are the oxide thickness and the oxide length of the floating base region, respectively. N_{overf} and $V_{\text{fb,floating}}$ are the base impurity concentration at the floating-base region and the flatband voltage for the IEGT structure, respectively.

It checked that negative capacitance is due to the capacity of floating base region. Figure 3.2 shows calculation results of the C_{gg} to change the SiO_2 thickness. It shows a case of half and twice the oxide film thickness. The Negative capacitance is decreasing oxide thickness is increased as shown Figure 3.3.




Figure 3.2: The picture of SiO_2 thickness change pattern.




Figure 3.3: 2D-device simulation result of the SiO_2 thickness dependence of C_{gg} .

Figure 3.4 a shows comparison of the simulated switching waveform simulated with the developed model with that obtained by the two-dimensional device simulation. Good agreement is obtained. From this result, it can be concluded that the gradual slope switching waveform depends on the floating-base structure. The IEGT switching performance can be optimized using multiple options to achieve the required characteristics.

Figure 3.5 shows 2D-device simulation result of C_{gg} , the concentration dependence of floating base region. It turns out that the concentration of floating base region also contributes to negative capacitance. Figure 3.6 shows the variation of C_{gg} when changing the lifetime of electrons and holes. Negative capacitance is small when lifetime is shortened. It is considered that the quantity of the hole is decreased which reaches to floating base region. So that negative capacitance is changed by the lifetime, I found that the negative capacitance has occurred under the influence of holes in from collector accumulates in floating base region.




Figure 3.4: Switching waveform (I_c) comparison of a base model, the model which twice SiO_2 thickness, and the model which doubled the concentration of floating-base




Figure 3.5: 2D-device SIM. result of the floating base concentration dependence of C_{gg} .

3.2.2 Potential Node Model

Beyond the threshold voltage, the base current (the drain current of the MOSFET) flows, which induces the collector current. The hole injection into the floating-base region as the




Figure 3.6: 2D-device simulation result of changing the lifetime of electrons and holes dependence of C_{gg} .

collector current causes the potential increase. So, the potential node V_{fp} are formulated in relation to the current.

3.2.3 Model Implementation

The floating-base effect is modeled by considering an n-MOS capacitor in addition to HiSIM-IGBT as shown in Fig. 3.1. Figure 2.17 shows 2D device simulation result of C_{gg} , floating-base voltage (V_{fp}), and collector current for IEGT structure.

The hole injection into the floating-base region as the collector current causes the potential increase. Thus, the potential node V_{fp} introduced is connected to the current source to describe this mechanism. However, the collector current flow into the floating base is stopped, when V_{fp} becomes higher than the n-base potential V_b . This effect is described by the connected MOSFET, for which the electrodes are connected either to V_b . The hole injection even into the floating-base region occurs, because the collector contact extends over the device width. The injected holes have no way of going out or recombining in the

p-Si base. Thus, they accumulate and increase V_{fb} . The balance between V_b and V_{fb} either continues or stops the hole injection.

It turns out that there is a relationship between V_{fp} and collector current. The potential node V_{fp} is calculated by the relationship of collector current. The bulk node of new modeled n-MOS capacitor is connected to the V_{fp} , the source node is connected to the V_b . The base node V_b as well as V_{fp} are calculated by solving the Kirchhoff law explicitly, namely, $I_c + I_b + I_e = 0$. The additional equivalent circuit shown in Fig. 3.1 is included in the conventional HiSIM-IGBT and tested with a SPICE simulator. The negative C_{gg} is much larger than the positive C_{gg} . The total C_{gg} is dominated by the negative C_{gg} between 7V and 8V, when the hole accumulation occurs. An important task is to calculate the negative C_{gg} accurately as shown Fig. 3.7.




Figure 3.7: Gate cap. calculated with HiSIM-IEGT model and 2D device simulation result.

Figure 3.8 shows simulation condition (OPEN condition and GND condition) by simulated 2D device simulation. It found that the C_{gg} is increased over the negative capacitance range (V_{ge}) in OPEN condition as show Fig. 3.9. This is the effect from which the potential of the floating-bas part changes. The increase C_{gg} shows that switching speed becomes slow.




Figure 3.8: 2D-device simulation condition of the gate capacitance.




Figure 3.9: 2D-device simulation result of floating-bas OPEN and GND conditions.

Figure 3.10 shows simulation condition (OPEN condition and GND condition) by simulated new developed HiSIM-IEGT. The development HiSIM-IEGT model also shows the same result as 2D device simulator (Fig. 3.11).




Figure 3.10: Simulation conditions.




Figure 3.11: New HiSIM-IEGT simulation result of floating-base OPEN and GND conditions.

3.3 Relation of Gate Capacitance and Switching Waveform

Figure 3.12 shows 2D numerical device simulation results of IEGT 's gate capacitance. It becomes positive or negative depending on the value of gate voltage range. When the range of gate voltage is 0 to threshold voltage (range A), the gate capacitance shows positive value. However, negative capacitance is shown in the range of between threshold voltage and about 7.5V (ranges B). The gate voltage above about 7.5V (range C), gate capacitance becomes positive. Figure 3.13 shows 2D numerical device simulation results of I_c and V_{ge} waveform during switching turn-on timing. The I_c slope is changed in the middle of the waveform. The change is attributed to the negative-capacitance. The gate voltage state at the timing of switching turn-on is compared with the gate capacitance state. The range of gate voltage 0 to threshold at the time of switching, gate capacitance take a positive value corresponds to the gate capacitance range A. Next, in the range of between threshold voltage and about 7.5V, it is a range which shows negative capacity, same as range B of the gate capacitance. Gate voltage spikes under the influence of negative capacitance. With the increase of the gate voltage, the collector current is also flowing abruptly. Then, since gate voltage become higher than about 7.5V voltage which shows positive capacity again (range C), gate voltage buildup rate falls and slope of current also changes.




Figure 3.12: 2D-device simulation results of C_{gg} . Range A and C shows positive value. Range B shows negative value.




Fig. 5. 2D device simulation result of switching turn-on (a) I_c current (b) gate voltage.

Figure 3.13: 2D device simulation result of switching turn-on (a) I_c current. (b) gate voltage.

Chapter 4

HiSIM-IEGT Model Optimized Influenc of Frequency dependence

4.1 Influenc of Carrier Delay

The static DC characteristics of IEGT is modeled using HiSIM-IGBT. The model parameter values of HiSIM-IGBT were extracted from the measured I_c - V_{ce} characteristic of IEGT. About static DC characteristic, it is expressed by HiSIM-IGBT. Fig. 4.1 shows the turn-off waveform of the circuit shown in Fig. 2.1. In comparison with the turn-on waveform, the waveform calculation result is well reproduced with the original HiSIM-IGBT under the turn-off condition. The small errors are found in the surge of V_{ce} and the slope of the I_c . The reason for the error can consider a lack of model accuracy or influenc of the inductance of the measurement environment. Thus it is concluded that the specifi effect observed in IEGT is pronounced only under the turn-on condition.

4.2 Frequency Dependence of Gate Capacitance

Fig. 4.3 shows 2D-device simulation results of frequency dependence of the total C_{gg} as a function of V_{ge} . It is seen that the magnitude of the negative C_{gg} is reduced with increased frequency. Fig. 4.4 depicts the frequency dependence of the minimum value of the total C_{gg} . It is seen that the minimum value remains constant for low frequency. However, it is




Figure 4.1: Measurement switching waveform in comparison to simulation results with conventional HiSIM-IGBT under turn-off condition.




Figure 4.2: The image of carrier delay.

observed that the minimum diminishes rapidly for frequency faster than 1kHz. Beyond frequency = 100 kHz the negative C_{gg} disappears completely. This frequency dependence of C_{gg} is attributed to the hole transit delay injected from the collector and accumulated underneath Gate r (see Fig. 2.7). If V_{ge} is switched faster than the time for holes reaching

the floating-bas gate, C_{gg} remains zero. In actual circuit operations, turn-on and turn-off are repeated and thus the total C_{gg} is dependent on the switching speed. Therefore the negative C_{gg} under real circuit operation can never be large as observed under the DC condition. It needs to take delay of a career into consideration [33, 34, 35]. The carrier delay is derived from the effect of the Non-Quasi-Static(NQS) effect [36, 37, 38].




Figure 4.3: Total gate capacitance C_{gg} of 2D device simulation results as a function of the gate voltage V_{ge} at $V_{ce}=600V$. Frequencies applied for the simulation are depicted.

Fig. 4.5 shows the floating-bas width dependence of the minimum value of the total C_{gg} . The minimum value is changed as a function of the floating-bas width W_{fp} (see Fig.1). Thus, it is seen that the C_{gg} characteristic is strongly influence by the frequency and floating-bas structure. Fig. 4.6 summarizes the relationship between the floating-bas width W_{fp} and the current rise time di/dt . The reason for plotting as a function of di/dt is due to the present investigation of switching. The di/dt value corresponds approximately to the frequency of 10 kHz. The width W_{fp} is normalized by the total width W_{total} .

The “ × ” mark represents the condition that the negative gate current occurs. On the other hand, the “ ○ ” mark is the condition that the negative gate current disappears. When the ratio of W_{fp} to W_{total} becomes large, the negative C_{gg} is observed even at fast switching

speed. Thus it can be concluded that the resulting I_c waveform is very much dependent on the structure as well as switching speed. The line depicted in Fig. 4.6 matrix denotes the boundary for enabling the gradual slope switching.




Figure 4.4: 2D device simulation result of the minimum C_{va} value as a function of the frequency applied at $V_{ce}=600V$.




Figure 4.5: 2D device simulation result. The floating-bas width dependence of the minimum value of total C_{gg} at $V_{ce}=600V$.




Figure 4.6: 2D device simulation result of the matrix of negative gate current appearance.

4.3 NQS Modeling for Floating-Base Structure

The NQS effect of HiSIM is modeled by introducing the carrier transit delay into the description of the charge formation. The carrier formation is modeled as

$$q_n(y, t_i) = q_n(y, t_{i-1}) + \frac{\Delta t}{\tau} (Q_n(y, t_i) - q_n(y, t_{i-1})) \quad (4.1)$$

where $q(t_i)$ and $Q(t_i)$ represent the non-quasi-static and the quasi-carrier density at time t_i , respectively, and $\Delta t = t_i - t_{i-1}$ is valid. The delay is determined by the carrier transit delay τ and the time interval in the circuit simulation Δt .

Two different τ mechanisms are distinguished in HiSIM, namely τ_{diff} and τ_{cond} . Before the front reaches to electric field the complete channel formation is modeled here by slow diffusive transit delay mechanism τ_{diff} given by

$$\tau_{diff} = \frac{qL^2}{\mu kT} \quad (4.2)$$

Diffusion is flow of carrier due to carrier concentration gradients. Carriers move randomly from region of higher concentration to lower concentration giving rise to electric current.

The conduction delay τ_{cond} describes the average transit time for carriers to cross the completed MOSFET channel, which can be calculated as

$$\tau_{cond} = \frac{|Q_i|}{I_{ds}} \quad (4.3)$$

where Q_i is the steady-state inversion layer charge and I_{ds} is the drain current. α is *HiSIM* Q_S function which take into account the drain voltage dependence. $V_{gs} - V_{th}$ is calculated in *HiSIM* as Q_{n0}/C_{ox} , where Q_{n0} is the charge at the source end and C_{ox} is the SiO_2 capacitance.

$$\tau_{cond} = DLY2 \cdot \frac{L^2}{\mu(Q_{n0}/C_{ox})} \quad (4.4)$$

with the introduction of a constant factor DLY2 as a model parameter. Above variables are all represented in *HiSIM*'s quasi-static formulation and thus no additional variables are necessary.

The two delay mechanism are combined using the Matthiessen rule as

$$\frac{1}{\tau} = \frac{1}{\tau_{diff}} + \frac{1}{\tau_{cond}} \quad (4.5)$$

4.4 Comparison of Measurement Switching Wave Form and Circuit Simulation Results

Fig. 4.7, 4.8 shows the switching waveform simulated with the developed IEGT model including the floating-base effect in comparison to the measured data. Namely the reduction of the negative C_{gg} equivalent to the value at frequency = 100 kHz in Fig.10 is considered for the simulation. The circuit shown in Fig. 2 is investigated. The free wheel diode model

is used HiSIM-Diode model [39, 40, 41]. And the model parameter is adjusted in order to optimize the portion about the reverse recovery wave form. It is seen that the measured gradual slope switching behavior observed in the collector current I_c is accurately reproduced as shown Fig. 4.7. Furthermore, the collector voltage V_{ce} is also well reproduced with change of I_c waveform as shown Fig. 4.8. Fig. 4.9 shows calculated and measurement switching turn-on loss. The loss calculation result is also well reproduced, and thus the developed model is confirmed to be applicable for accurate inverter circuit design. The HiSIM-IEGT model has been developed, which considers the floating-base effect. The model can reproduce the negative gate capacitance, which is an important feature of IEGT. This model has been implemented in a circuit simulator and verified to be accurate. It has been shown that the frequency dependence of capacitance is shown to be an essence for characterizing the switching performance of IEGT. It has been shown that the observed gradual slope switching characteristic has been accurately reproduced with the developed model.




Figure 4.7: Comparison of calculated switching turn-on waveform with measurement results I_c waveform.




Figure 4.8: Comparison of calculated switching turn-on waveform with measurement results V_{ce} waveform.




Figure 4.9: Comparison of calculated switching turn-on loss.

Chapter 5

Conclusion

5.1 Summary

The HiSIM-IEGT model has been developed, which consider the floating-bas effect. It was consider the hole accumulation effect in the floating-bas region, which is the origin of the injection enhancement and behavior of potential. Hole storage is expressed by n-type MOSFET capacitance model. And, potential of floating-bas region is modeled in relation with collector current I_c . The path of the hole current in IEGT device was expressed in implementation of a model. The negative gate capacitance simulation become possible by this modeling. The model can reproduce the negative gate capacitance, which is the important feature of IEGT. In addition, the analysis of the frequency dependence of C_{gg} . There is a frequency dependent on C_{gg} , the C_{gg} is changed by the switching speed on at the time of circuit operation. The NQS model is introduced into floating-bas model. Thereby, the model applied to transitional analysis. The developed model has been implemented in a circuit simulator and verifie the accuracy. It has been shown that the frequency dependence of the gate capacitance is shown to be an essence for characterizing the switching performance of IEGT. Switching simulation result reproduces measured I_{ce} and V_{ce} waveform as well as switching loss. It is verifie that the developed model can be utilized to optimize the ideal switching waveform, balancing the power loss and surge of I_{ce} and V_{ce} . The highly precise simulation will become possible.

5.2 Future Work

The model can be further utilized to optimize the switching speed for achieving appropriate circuit performance. For the purpose further verification of the carrier transit time within the device must be investigated. For the future 's development, the developed model extend to the modeling of the influence of temperature dependence. Further, it is possible to expand the other device with special gate structure that is not limited to the IGBT. For example, I want to apply to future devices such as SiC.

Appendix A

NQS model formulation

The HiSIM-NQS charge formulation model is formulated as

$$q(t_i) = q(t_{i-1}) + \frac{\Delta t}{\tau + \Delta t} \left(Q_i(t_i) - q(t_{i-1}) \right) \quad (\text{A.1})$$

where q is the NQS charge, Q is the QS charge and τ is the carrier transit delay. t_i and t_{i-1} are the present and previous time points, respectively. Δt is the time interval given by $t_i - t_{i-1}$. Equation A.1 states that the increase of NQS carriers is given by the difference in QS and NQS carriers as delayed by the carrier transit delay.

Expanding Eq. A.1 gives

$$q(t_i) = \frac{q(t_{i-1})(\tau + \Delta t) + \Delta t \left(Q_i(t_i) - q(t_{i-1}) \right)}{\tau + \Delta t} \quad (\text{A.2})$$

$$= \frac{\tau q(t_{i-1}) + \Delta t Q_i(t_i)}{\tau + \Delta t} \quad (\text{A.3})$$

Multiplying the numerator and denominator by $1/\tau$ and then simplifying gives

$$q(t_i) = \frac{\tau q(t_{i-1}) + \frac{\Delta t}{\tau} Q_i(t_i)}{1 + \frac{\Delta t}{\tau}} \quad (\text{A.4})$$

$$= \frac{\Delta t}{\tau} \left(q(t_i) - Q_i(t_i) \right) + q(t_{i-1}) \quad (\text{A.5})$$

Rewriting Eq. A.5 gives

$$\frac{q(t_i) - q(t_{i-1})}{\Delta t} = \frac{1}{\tau} (q(t_i) - Q(t_i)). \quad (\text{A.6})$$

Equation A.6 is a discretized equation of

$$\frac{dq}{dt} = \frac{1}{\tau} (q(t_i) - Q(t_i)), \quad (\text{A.7})$$

which states that the time rate of change of the NQS carrier is equal to the difference between the QS and NQS charge as delayed by τ .

Bibliography

- [1] A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi, "Safe operating area for 1200V nonlatchup bipolar mode MOSFET's" *IEEE Trans. Electron Devices.*, Vol.34, No. 2, pp.351-355, Feb 1987.
- [2] M. Hirose, K. Hamada, K. Shizuku, M. Miyake, M. Miura-Mattausch, H.J. Mattausch and U. Feldmann, "Development of the HiSIM-IGBT Model for EV/HV Electric Circuit Simulation", *Proc. EVTeC*, Yokohama, Japan, 2011.
- [3] T. Ueta, M. Nagao and K. Hamada, "Application of Electrical Circuit Simulations in Hybrid Vehicle Development", *IEEE Trans. Electron Devices.*, vol.60, No. 2, pp544-550, Feb 2013.
- [4] S. Machida, T. Sugiyama, M. Ishiko, S. Yasuda, J. Saito, K. Hamada, "Investigation of correlation between device structures and switching losses of IGBTs", *Proc. ISPSD*, pp. 136-139, Barcelona, June 2009.
- [5] H. Takahashi, H. Haruguchi, H. Hagino, and T. Yahata, "Carrier Stored Trench-Gate Bipolar Transistor (CSTBT) -A Novel Power Device for High Voltage Application-", *Proc. Power Semiconductor Devices and ICs.*, pp.1502, 1996.
- [6] M. Mouri, Y. Uchimo, J. Sakano, and H. Kobayashi, "A Novel High-Conductivity IGBT Study with Square Short Circuit SOA", *Proc. Power Semiconductor Devices and ICs.*, Kyoto, Japan, p.433, 1998.
- [7] T. Laska, M. Munzer, F. Pfirsch, C. Schaeffer, and T. Schmidt, "The Field Stop IGBT (FS IGBT) A New Power Device Concept with a Great Improvement Potential-", *Proc. Power Semiconductor Devices and ICs.*, pp355-358, May 2000.

- [8] M. Sumitomo, J. Asai, H. Sakane, K. Arakawa, Y. Higuchi, M. Matsui, "Low Loss IGBT with Partially Narrow Mesa Structure (PNM-IGBT)", *Proc. Power Semiconductor Devices and ICs, Bruges.*, pp.17-20, June2012.
- [9] M. Antoniou, F. Udrea, F. Bauer, A. Mihaila, I. Nistor, "Point injection in trench insulated gate bipolar transistor for ultra low losses", *Proc. Power Semiconductor Devices and ICs, Bruges.*, pp.21-24, June2012.
- [10] F. Udrea and G. Amaratunga, "A unified analytical model for the carrier dynamics in trench insulated gate bipolar transistors (TIGBT)", *Proc. Power Semiconductor Devices and ICs. Yokohama, Japan*, pp190-195, May 1995.
- [11] M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa, "A 4500V Injection Enhanced Insulated Gate Bipolar Transistor (IEGT) in a Mode Similar to a Thyristor", *IEDM Tech. Dig.*, pp679-682, Dec 1993.
- [12] M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura, "IEGT design criterion for reducing EMI noise [injection enhancement gate transistor]", *Proc. Power Semiconductor Devices and ICs*, pp115-118, May 2004.
- [13] Y. Onozawa, H. Nakano, M. Otsuki, K. Yoshikawa, T. Miyasaka, and Y. Seki, T. Okuno, T. Tsunoda, and T. Ogura, "1200V trench-gate FS-IGBT featuring lower EMI noise and lower switching loss", *Proc. Power Semiconductor Devices and ICs*, pp.13-165, May 2007.
- [14] A. R. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator", *IEEE Trans. Power Electron.*, Vol.9, p. 532, Sep 1994.
- [15] P. R. Palmer, E. Santi, J. L. Hudgins, X. Kang, J. C. Joyce, and P. Y. Eng, "Circuit Simulator Models for the Diode and IGBT With Full Temperature Dependent Features", *IEEE Trans. Power Electron.*, vol. 18, no. 5, pp. 1220-1229, Sept. 2003.

- [16] R. Chibante, A. Araujo, and A. Carvalho, "Finite-Element Modeling and Optimization-Based Parameter Extraction Algorithm for NPT-IGBTs," *IEEE Trans. Power Electron*, pp. 1417-1427, Vol.24, Issue 5, May 2009.
- [17] M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Kojima, T. Shoji, and Y. Nishibe, "A consistently potential distribution oriented compact IGBT model", *IEEE Annu. Power Electronics Specialist Conf.*, pp.998-1003, June 2008.
- [18] M. Miyake, D. Navarro, U. Feldmann, H. J. Mattausch, T. Kojima, T. Ogawa, T. Ueta, "HiSIM-IGBT: A Compact Si-IGBT Model for Power Electronic Circuit Design", *IEEE Trans. Electron Devices.*, vol.60, No. 2, pp571-579, Feb. 2013.
- [19] M. Miyake, M. Ueno, J. Nakashima, H. Masuoka, U. Feldmann, H.J. Mattausch, M. Miura-Mattausch, T. Ogawa and T. Ueta, "Temperature Dependence of Switching Performance in IGBT Circuits and Its Compact Modeling," *Proc. ISPSD*, pp. 148-151, San Diego, May 2011.
- [20] M. Miura-Mattausch, H. J. Mattausch, and T. Ezaki, World Scientific Publishing, 2008.
- [21] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM2: Advanced MOSFET Model Valid for RF Circuit Simulation", *IEEE Trans. Electron Devices.*, Vol.53, No. 9, pp.1994-2007, Sept. 2006.
- [22] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, "Unfied complete MOSFET model for analysis of digital and analog circuits", *IEEE Trans. Comput. -Aided Des. IC.*, Vol.15, no.1, pp.1-7, Jan 1996.
- [23] T. Yamamoto, M. Miyake, M. Miura-Mattausch, " Compact Modeling of Floating-Base Effect in Injection-Enhanced Insulated-Gate Bipolar Transistor Based on Potential Modification by Accumulated Charge", *Jpn. J. Appl. Phys.*, vol.52, 04CP07, 2013.

- [24] K. Molnár, G. Rappitsch, Z. Huszka, and E. Seebacher: *MOS varactor modeling with a subcircuit utilizing the BSIM3v3 model* (IEEE Trans. Electron Devices, vol. 49, no. 7, pp. 1206-1211, 2002).
- [25] Y. Tsididis, *Operation and Modeling of The MOS Transistor (Second Edition)*, McGraw-Hill, ISBN 0071167919, 1999.
- [26] Y. P. Tsididis, "Modeling of the MOS Transistor," McGraw-Hill, 1999.
- [27] W. Liu, "MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4", John Wiley & Sons, Inc., 2001.
- [28] M. Miura-Mattausch, H. J. Mattausch, T. Ezaki, "THE PHYSICS AND MODELING OF MOSFETS (Surface-Potential Model HiSIM)", World Scientific Publishing, ISBN 978-981-256-864-9 (981-256-864-6), 2008.
- [29] Synopsys: TCAD Release, December 2010.
- [30] I. Omura, H. Ohashi, and W. Fichtner, "IGBT negative gate capacitance and related instability effects", *IEEE Electron Device Lett.*, vol.18, No.12, pp.622-624, Dec 1997.
- [31] I. Omura, W. Fichtner, and H. Ohashi, "Oscillation effects in IGBT's related to negative capacitance phenomena", *IEEE Trans. Electron Devices.*, Vol.46, No.1, pp237-244, Jan 1999.
- [32] I. Omura, T. Domon, T. miyanagi, T. Ogura, and H. Ohashi, "IEGT design concept against operation instability and its impact application", *Proc. Power Semiconductor Devices and ICs*, pp.25-28, May 2000.
- [33] N. Nakayama, D. Navarro, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, T. Kage, S. Miyamoto, "Non-quasi-static model for MOSFET based on carrier-transit delay," *Electronics Letters*, Vol. 40, No. 4, pp. 276-277, 2004.

- [34] N. Nakayama, H. Ueno, T. Inoue, T. Isa, M. Tanaka, M. Miura-Mattausch, "A self-consistent non-quasi-static MOSFET model for circuit simulation based on transient carrier response," *Jpn. J. Appl. Phys.*, Vol. 42, pp. 2132–2136, 2003.
- [35] K. Machida, D. Navarro, M. Miyake, R. Inagaki, N. Sadachika, T. Ezaki, H.J. Mattausch, M. Miura-Mattausch, "Efficient NQS MOSFET Model for both Time-Domain and Frequency-Domain Analysis", *Proc. Silicon Monolithic Integrated Circuits for RF Systems (SiRF)*, San Diego, California, pp. 73–76, Jan. 2006.
- [36] D. Navarro, et al., "A carrier-transient-delay-based nonquasi-static MOSFET model for circuit simulation and its application to harmonic distortion analysis", *IEEE Trans. Electron Devices.*, vol.53, no.9, pp.2025-2034, Sept. 2006.
- [37] M. Miyake, N. Sadachika, D. Navarro, Y. Mizukane, K. Matsumoto, T. Ezaki, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "Surface-Potential-Based Metal-Oxide Silicon-Varactor Model for RF Applications", *Jpn. J. Appl. Phys.*, Vol. 46, No. 4B, pp. 2091-2095, Apr. 2007.
- [38] S. Jinbou, H. Ueno, H. Kawano, K. Morikawa, N. Nakayama, M. Miura-Mattausch, and H.J. Mattausch: "Analysis of Non-Quasistatic Contribution to Small-Signal Response for Deep Sub- μm MOSFET Technologies", *Ext. Abs. Int. Conf. Solid-State Devices and Materials*, pp. 26-27, 2002.
- [39] M. Miyake, J. Nakashima, and M. Miura-Mattausch "Compact Modeling of the p-i-n Diode Reverse Recovery Effect Valid for both Low and High Current-Density Conditions", *IEICE Trans. Electron.*, Vol. E95-C, No. 10, pp. 1682-1688, Oct. 2012
- [40] J. Nakashima, M. Miyake, and M. Miura-Mattausch "Dynamic-Carrier-Distribution-Based Compact Modeling of p-i-n Diode Reverse Recovery Effect", *Jpn. J. Appl. Phys.*, Vol. 51, 02BP06, Sept, 2011.
- [41] J. Nakashima, M. Miyake, and M. Miura-Mattausch "Dynamic-Carrier-Distribution-Based Compact Modeling of p-i-n Diode Reverse Recovery Effect", *Proc. Int. Conf. SSDM*, Nagoya, Japan, Sept, 2011.

- [42] S. M. Sze, "Physics of Semiconductor Devices (2nd Edition)", & Sons, Inc., ISBN 0471056618, 1981.
- [43] B. J. Baliga, "Fundamentals of Power Semiconductor Deices", *Springer*, Heidelberg, 2008.
- [44] I. Omura, T. Domon, T. miyanagi, T. Ogura, and H. Ohashi, *Proc. ISPSD*, 2000, 00CH37094C

公表論文

- (1) Compact Modeling of Floating-Base Effect in Injection-Enhanced Insulated-Gate Bipolar Transistor Based on Potential Modification by Accumulated Charge.

Takao Yamamoto, Masataka Miyake, and Mitiko Miura-Mattausch
Japanese Journal of Applied Physics, **52**, 04CP07-1 04CP07-5 (2013).

- (2) Compact modeling of injection-enhanced insulated-gate bipolar transistor for accurate circuit switching prediction.

Takao Yamamoto, Masataka Miyake, Hisato Kato, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
Japanese Journal of Applied Physics, **53**, 04EP13-1 – 04EP13-6 (2014).

- (3) Compact Modeling of Injection Enhanced Insulated Gate Bipolar Transistor Optimized Influence of Frequency Dependent.

Takao Yamamoto, Masataka Miyake, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
IEICE Trans Electron., Vol.E97-C No.10 pp.1021-1027, Oct (2014)

Reprinted from

JAPANESE JOURNAL OF
**APPLIED
PHYSICS**

REGULAR PAPER

Compact Modeling of Floating-Base Effect in Injection-Enhanced Insulated-Gate Bipolar Transistor Based on Potential Modification by Accumulated Charge

Takao Yamamoto, Masataka Miyake, and Mitiko Miura-Mattausch

Jpn. J. Appl. Phys. **52** (2013) 04CP07

Compact Modeling of Floating-Base Effect in Injection-Enhanced Insulated-Gate Bipolar Transistor Based on Potential Modification by Accumulated Charge

Takao Yamamoto^{1*}, Masataka Miyake², and Mitiko Miura-Mattausch²

¹Electronics Device Business Unit, DENSO Corporation, Kariya, Aichi 448-8661, Japan

²Graduate School of Advanced Sciences of Matter, Hiroshima University, Higashihiroshima, Hiroshima 739-8530, Japan

E-mail: takao_o_yamamoto@denso.co.jp

Received October 1, 2012; revised November 12, 2012; accepted November 27, 2012; published online April 22, 2013

We have developed a compact model of the injection-enhanced insulated-gate bipolar transistor (IGBT) applicable for circuit optimization. The main development is modeling the hole accumulation in the floating-base region. It is demonstrated that the observed negative gate capacitance is well reproduced with the developed model. © 2013 The Japan Society of Applied Physics

1. Introduction

Automobile manufacturers are required to consider environmental problems and to reduce the fuel consumption of their products. Hybrid and electric vehicles are expected as one of the solutions for realizing such a requirement. Nowadays, many power devices are used for achieving reliable, safe, as well as economic automobiles. Among the power devices, the insulated-gate bipolar transistor (IGBT) realizes a high current controllability together with a high breakdown voltage.¹⁾ Because of these advantages, IGBT has been widely applied for inverter circuits of power electronics.²⁾ Therefore, many descendants of IGBT have been developed according to different application purposes. The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage,^{3,4)} and this structure exhibits a soft switching waveform in comparison with IGBT. Thus, IEGT has been applied to the area where reduced voltage overshoot is required.^{5,6)} However, the soft switching waveform causes a large switching loss at the same time. To optimize the trade-off between the low overshoot and the low energy loss, an accurate circuit simulation for investigating the switching performance is inevitable.

Satisfactory IGBT models are already used for various circuits.⁷⁻⁹⁾ However, they are not comprehensive physical models valid for practical circuit designs. HiSIM-IGBT has been developed for simulating circuit performance,^{10,11)} which solves the potential distribution within IGBT explicitly under fully dynamic load conditions, through the surface-potential-based modeling approach including the advanced MOSFET model HiSIM.¹²⁻¹⁵⁾ However, it considers the symmetrical trench-type IGBT structure [see Fig. 1(a)], where both sides of the p-base are connected to the emitter. The purpose of this investigation is to extend HiSIM-IGBT for the asymmetrical IEGT structure [see Fig. 1(b)], where one side of the p-base is disconnected and floated. For this purpose, we investigate the potential distribution in the floating-base region induced by applied voltages.

2. Switching Response of Floating Base

Figure 2(a) shows the studied basic circuit with its element values. Measurements and results with HiSIM-IGBT developed for the symmetrical structure are compared in Fig. 2(b). The threshold voltage of the studied IGBT is




Fig. 1. Comparison of two IGBT structures: (a) symmetrical IGBT and (b) asymmetrical IEGT structures.

6.5 V, and the model parameter values of HiSIM-IGBT were extracted from the measured I_C - V_{CE} characteristics. It was observed that the measured waveform of the collector current I_c is not steep for IEGT, and soft switching is realized. On the contrary, the model calculation result with HiSIM-IGBT shows no soft switching. The difference between the measured and calculated waveforms is attributed to the floating-base effect, which is not yet considered in HiSIM-IGBT.

The floating-base effect is investigated by two-dimensional (2D) device simulations.¹⁶⁾ Figure 3 shows electrostatic potential contours for different gate voltage V_{ge} values around the trench gate oxide. In the $V_{ge} < V_{th}$ case, the potential distributions in the emitter-connected and floating bases are nearly the same. However, the gate control becomes completely different between the two structures under the $V_{ge} \geq V_{th}$ condition when I_c begins to flow. Under this condition, the potential value on the floating-base side becomes even higher than V_{ge} . However, the potential value does not exceed 24.8 V in the studied case, even with a further increase in V_{ge} .

Figure 4 shows equi-hole-density contours for the same conditions as shown in Fig. 3. When V_{ge} reaches the threshold voltage ($V_{ge} = 6.5$ V), the contacted p-base side forms the depletion layer as well as the inversion layer under the gate as can be seen from the low hole concentration. On the other hand, the hole-density contours on the floating-base




Fig. 2. (a) Studied basic circuit and its element values. (b) Measured transient characteristics in comparison with simulation results with original HiSIM-IGBT.




Fig. 3. Simulated electrostatic potential around the gate (V) ($V_{ce} = 600\text{V}$).




Fig. 4. Simulated hole-density distributions around the gate ($/\text{cm}^3$) ($V_{ce} = 600\text{V}$).

side remain nearly unchanged, except in the depletion region at the n-/p-base junction, which is filled with holes injected from the collector for $V_{ge} \geq V_{th}$. The potential distribution along the cross section shown by line A is depicted in Fig. 5. It is clearly seen that the contacted-base side forms the inversion layer and the non contacted side forms the

accumulation layer. Beyond the threshold condition, the collector current flows into the floating-base region as well and fills the entire region with holes. This hole injection into the floating base is terminated after a certain number of holes occupy the region. Thus, it can be concluded that the floating-base potential shown in Fig. 3 is determined by




Fig. 5. Potential distribution of line A.




Fig. 6. 2D device simulation of C_{gg} . (a) IGBT structure. (b) IEGT structure.

a balance created by carrier dynamics responding to the potential distribution within the entire IEGT.

The carrier response to the potential change can be investigated with the capacitance. Figure 6 shows a comparison of the 2D numerical simulation results of C_{gg} for IEGT and IGBT. The humps around $V_{ge} = 10$ V observed for both structures are due to the resistive base




Fig. 7. (a) The gate contact is divided into different contributions. (b) 2D device simulation result of gate capacitance for floating-base structure at $V_{ce} = 600$ V, frequency = 0.001 Hz, and V_{ge} sweep.

effect under the on-current condition usually observed for power devices. A clear difference between the two structures is the sharp negative C_{gg} , which is observed only for the IEGT structure. Figure 7 depicts separate contributions from different parts of the gate oxide to the total negative C_{gg} . It is seen that the C_{gg} of the floating base (Gate r) dominates the total C_{gg} .

3. Modeling of Floating-Base Effect

The origin of the “negative capacitance”^{17,18)} is attributed to the hole accumulation in the floating base. To model the charge distribution at Gate r, a potential node V_{fp} is investigated. The node is set at the surface of the floating base as shown in Fig. 1(b). Figure 8(a) shows the relationship among different values as a function of V_{ge} . Beyond $V_{ge} = V_{th}$, the collector current increases, accompanied by the reduction in C_{gg} . At $V_{ge} = 7.5$ V, C_{gg} increases abruptly, which coincides with the start of the saturation of the floating-base potential V_{fp} . As can be seen in Fig. 9, the start of V_{fp} saturation is attributed to the condition where the potential in the floating base becomes higher than the upside potential of the n-base region V_b . However, the increase is stopped when V_{fp} exceeds V_b . Figure 8(b) shows the width [W_{float} : see Fig. 1(b)] dependence of C_{gg} . Although the increase in W_{float} does not affect C_{gg} , the W_{float} reduction results in the V_{ge} shift to higher values. The total number of





Fig. 10. Equivalent circuit of the developed model.





Fig. 8. (a) 2D device simulation results of C_{gg} , floating-base voltage, and I_c current for floating-base structure. (b) 2D device simulation result of the width (W_{float}) dependence of C_{gg} .

Fig. 11. Calculated gate capacitance with the developed model as a function of V_{ge} in comparison with 2D device simulation result.




Fig. 9. Simulated results of the floating-base potential (V_{fp}) and the base potential (V_b).

injected holes into the floating-base region is reduced with a reduced W_{float} . This requires the V_{ge} increase to realize V_{fp} larger than V_b .

The floating-base effect is modeled by considering the n-MOS capacitor in addition to HiSIM-IGBT as shown Fig. 10. Beyond the threshold voltage, the base current (the drain current of the MOSFET) flows, which induces the

collector current. The hole injection into the floating-base region as the collector current causes the potential increase. Thus, the potential node V_{fp} introduced is connected to the current source to describe this mechanism. However, the collector current flow into the floating base is stopped, when V_{fp} becomes higher than the n-base potential V_b . This effect is described by the connected MOSFET, for which the electrodes are connected either to V_b or V_{fb} . The hole injection even into the floating-base region occurs, because the collector contact extends over the device width. The injected holes have no way of going out or recombining in the p-Si base. Thus, they accumulate and increase V_{fb} . The balance between V_b and V_{fb} either continues or stops the hole injection. In HiSIM-IGBT, the base node V_b is calculated by solving the Kirchhoff law explicitly, namely, $I_c + I_b + I_e = 0$. Since the current flow from the floating base to the connected base beyond $V_{fb} > V_b$ is negligibly small in comparison with other current flows, the same Kirchhoff law is applied. Thus, all node potentials are precisely calculated, and the carrier movement within the device can be predicted consistently.

The developed equivalent circuit shown in Fig. 10 is written in the Verilog-A code and implemented with a commercial SPICE simulator. A calculation result of the negative C_{gg} due to the hole injection is shown in Fig. 11 in comparison with the 2D device simulation result. It is




Fig. 12. Calculated switching turn-on waveform with developed model.

seen that the developed model reproduces the 2D device simulation result well. For better fitting, the resistance effect between the base potential and V_{fp} could be considered additionally. The neglected built-in potential between the floating base and the n-base could also play a role for better fitting.

4. Switching Simulation Results

Figure 12 shows the switching waveform simulated by using the newly developed model including the floating-base effect. At the early stage of switching-on, the gradient of I_c as a function of time t (di/dt) is early. Subsequently, di/dt changes in the second half, and the soft switching waveform is calculated. Such a phenomenon is simulated by considering the effect of the newly added model. Since positive and negative capacitances are intermingled, switching speed changes.

Moreover, the collector voltage becomes $V = -L \times di/dt$ as induced by the coil ingredient of a substrate.

5. Conclusions

We have developed the negative gate capacitance model observed in the IEGT structure based on the hole injection

into the floating base. The model has been implemented in a circuit simulator and verified to be accurate. The characteristic switching waveform seen in the IEGT structure has also been considered in the circuit simulation.

Acknowledgements

The authors would like to thank Shuji Agatsuma, Hisato Kato, Hiromitsu Tanabe, and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with measurements.

- 1) A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi: *IEEE Trans. Electron Devices* **34** (1987) 351.
- 2) M. Hirose, K. Hamada, K. Shizuku, M. Miyake, M. Miura-Mattausch, H. J. Mattausch, and U. Feldman: Proc. EVTeC'11, Yokohama, May (2011).
- 3) M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa: *IEDM Tech. Dig.*, 1993, p. 679.
- 4) F. Udrea and G. Amaratunga: *Proc. ISPSD*, 1995, p. 190.
- 5) M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura: *Proc. ISPSD*, 2004, p. 115.
- 6) Y. Onozawa: *Proc. 19th ISPSD*, 2007, p. 13.
- 7) A. R. Hefner, Jr. and D. M. Diebolt: *IEEE Trans. Power Electron.* **9** (1994) 532.
- 8) P. R. Palmer, E. Santi, J. L. Hudgins, X. Kang, J. C. Joyce, and P. Y. Eng: *IEEE Trans. Power Electron.* **18** (2003) 1220.
- 9) R. Chibante, A. Araujo, and A. Carvalho: *IEEE Trans. Power Electron.* **24** (2009) 1417.
- 10) M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Kojima, T. Shoji, and Y. Nishibe: *IEEE Annu. Power Electronics Specialist Conf.*, 2008, p. 998.
- 11) M. Miyake, M. Ueno, J. Nakashima, H. Masuoka, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Ogawa, and T. Ueta: *Proc. 23rd ISPSD*, 2011, p. 148.
- 12) M. Miura-Mattausch, H. J. Mattausch, and T. Ezaki: *The Physics and Modeling of MOSFETs* (World Scientific, Singapore, 2008).
- 13) M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Izuka, M. Taguchi, S. Kumashiro, and S. Miyamoto: *IEEE Trans. Electron Devices* **53** (2006) 1994.
- 14) M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac: *IEEE Trans. Comput.-Aided Des. IC Syst.* **15** (1996) 1.
- 15) HiSIM2 Model Downloads and User Manuals.
- 16) Synopsys: TCAD Release (December 2010).
- 17) I. Omura, W. Fichtner, and H. Ohashi: *IEEE Trans. Electron Devices* **46** (1999) 237.
- 18) I. Omura, T. Domon, T. Miyanagi, T. Ogura, and H. Ohashi: *Proc. ISPSD*, 2000, 00CH37094C.

Compact modeling of injection-enhanced insulated-gate bipolar transistor for accurate circuit switching prediction

Takao Yamamoto¹, Masataka Miyake², Hisato Kato¹, Uwe Feldmann², Hans Jürgen Mattausch², and Mitiko Miura-Mattausch²

¹DENSO Corporation, Kariya, Aichi 448-8661, Japan

²Graduate School of Advanced Sciences of Matter, Hiroshima University, Higashihiroshima, Hiroshima 739-8530, Japan

E-mail: takao_o_yamamoto@denso.co.jp

Received September 23, 2013; revised November 14, 2013; accepted November 25, 2013; published online March 14, 2014

We have improved a compact model of an injection-enhanced insulated-gate bipolar transistor for accurate circuit switching prediction. The conventional model simulates the negative gate capacitance attributed to the floating-base effect. The relationship between the negative capacitance and the switching waveform is newly solved. The main development is concentrated on the floating-base region, the charge accumulation determined by the floating-base region structure, and the device model parameters. With the use of the model, it is demonstrated that the measured gradual slope switching performance of the studied device can be accurately predicted. It is shown that the gradual slope of i_c depends on the device parameters, which can be utilized for device optimization. © 2014 The Japan Society of Applied Physics

1. Introduction

In the development of automobiles, low fuel consumption and low pollution are crucial requirements. The hybrid system and electric vehicles are expected as a solution for such requirements. Power electronics are a driving force for development. High-performance power devices are keys for advanced power electronic products, where different power devices have been developed offering different application possibilities. Among them, the insulated-gate bipolar transistor (IGBT) realizes high current controllability together with a high breakdown voltage of over 500 V.¹ The IGBT can be driven by voltage even though the main part consists of a bipolar part, and thus a low power consumption of the drive circuit can be realized. Owing to these advantages, the IGBT has been widely applied in inverter circuits of power electronics.^{2,3} Different IGBT structures have been developed according to application purpose.⁴⁻¹⁰ The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage,^{11,12} enabling a smooth switching waveform (gradual slope switching) in comparison with the conventional IGBT. The difference between the two IGBT structures is that one is symmetrical and the other is asymmetrical, as shown in Fig. 1, where one side of the p-base region of IEGT is disconnected and floating. IEGT has been utilized for applications where reduced voltage overshoot is required.^{13,14} However, gradual slope switching leads to a large switching loss. To optimize the trade-off between the low overshoot and the low energy loss, accurate circuit simulations valid for investigating the optimization of IEGT are necessary.

We have developed the compact model HiSIM (Hiroshima-university STARC IGFET Modal)-IEGT based on the conventional IGBT model HiSIM-IGBT,¹⁵⁻¹⁷ on the basis of the surface-potential modeling approach, including the advanced MOSFET model HiSIM.¹⁸⁻²⁰ The main development was modeling hole accumulation in the floating-base for C_{gg} calculations. We have introduced the potential node V_{fp} (see Fig. 1), which is solved together with other nodes under the Kirchhoff law. In this study, we have examined the application of switching simulation. With the




Fig. 1. Comparison of two IGBT structures: (a) symmetrical IGBT and (b) asymmetrical IEGT.




Fig. 2. Studied basic circuit and its element values.

use of the new improved HiSIM-IEGT model, we investigate here the switching performance of IEGT in comparison with measurements. The gradual slope switching mechanism and its device parameter dependence are demonstrated.

2. Measurement and simulation results

Figure 2 shows the switching circuit studied, and Fig. 3(a) shows a comparison of the measured results with the results of the simulation with the original HiSIM-IGBT valid for the




Fig. 3. Measured transient characteristics in comparison with simulation results obtained with HiSIM-IGBT without considering hole accumulation. (a) Switching waveform. (b) Switching loss.




Fig. 4. Measured I_c - V_{ce} characteristics and simulation results of HiSIM-IGBT.

symmetrical structure. The model parameters of HiSIM-IGBT were determined from the measured I_c - V_{ce} characteristic, as shown in Fig. 4. The measured waveform of the collector current I_c slope (dI/dt) changes in the middle of the switching process, and a gradual slope switching behavior is realized. Since the simulation result shows a clear deviation from the measured waveform, it appears that the loss calculation error is large, as shown in Fig. 3(b). It is not suitable for the switching prediction of the energy loss. The




Fig. 5. Two-dimensional device simulation results of C_{gg} . Ranges A and C show positive values. Range B shows a negative value.




Fig. 6. Two-dimensional-device simulation results of electrostatic potential and hole-density distributions around the gate ($V_{ge} = 7.4$ V, $V_{ce} = 600$ V).

original HiSIM-IGBT does not consider the floating-base effect. The difference between the measured and calculated waveforms is attributed to the IGBT and IEGT structural differences.

3. Switching characteristics of IEGT structure

Figure 5 shows two-dimensional numerical device simulation results of the IEGT total gate capacitance,²¹⁾ which becomes positive or negative, depending on the range of the gate voltage.²²⁻²⁵⁾ When the gate voltage is varied from 0 to the threshold voltage (range A), the gate capacitance becomes positive. However, a negative capacitance is observed in the range between the threshold voltage and about 7.5 V (range B). At a gate voltage of over 7.5 V (range C), the gate capacitance becomes positive again. It has been demonstrated that the negative capacitance is induced by hole accumulation, as can be seen from the two-dimensional numerical device simulation result shown in Fig. 6. Figures 7(a) and 7(b) respectively show the simulation results of the I_c and V_{ge} waveforms during switching turn-on timing. It seems that the slope of I_c changes in the middle of the switching process. The change is attributed to the change in the capacitance sign. The gate voltage change at the time of switch turn-on is compared with the gate capacitance change. During the gate voltage change from 0 to the threshold voltage, the gate capacitance remains positive,




Fig. 7. Two-dimensional device simulation result of switch turn-on. (a) I_c current. (b) Gate voltage.

indicating to range A of the gate capacitance. Next, the gate voltage change from the threshold voltage to about 7.5 V determines the range where the negative capacitance occurs. This indicates range B of the gate capacitance. The slope of the gate voltage increases under the influence of the negative capacitance. With increased gate voltage, the collector current starts to flow abruptly. When the gate voltage becomes higher than 7.5 V, the capacitance becomes positive again (range C), which results in a reduction in the gate voltage buildup rate as well as in a current increase. There is a strong relationship between the switching waveform and the negative capacitance and gate voltage range.

4. Floating-base region structure modeling and calculation result

The conventional HiSIM-IGBT is constructed by combining the surface-potential-based MOSFET part and the bipolar junction (BJT) transistor part, considering the carrier distribution within the base region explicitly.¹⁴⁻¹⁶ Those two parts are connected by a conductivity-modulated base resistance, as schematically shown in Fig. 1(a). Thus, the model considers the potential distribution in the whole device by solving the introduced internal potential nodes self-consistently. All device characteristics are calculated with the node potentials.

An important element determining the switching performance of the IGBT is the gate capacitance. The MOSFET gate capacitance consists of the main IGBT capacitance. The overlap capacitance of the n-base region at the bottom of the trench gate must be considered as part of the MOSFET




Fig. 8. (a) Equivalent circuit of the IEGT model developed. (b) Parameter of floating-base region.

capacitance. The HiSIM-IGBT is used to calculate this trench-bottom nonlinear MOS capacitance as a function of the node potential explicitly together with the intrinsic MOSFET part.

The floating-base effect is modeled by considering the charge accumulation within the region in addition to the HiSIM-IGBT, as shown in Figs. 8(a) and 8(b), where the node V_{fp} is introduced to model the accumulation charge explicitly. Figure 9 shows the relationship among C_{gg} , the floating-base voltage V_{fp} , and the collector current for the IEGT structure. The node V_{fp} potential is determined by the amount of accumulated charges, $Q_{g, floating}$, which is also determined by the collector current. The collector current is determined by the base current, namely, the drain current of the MOSFET. To model the current flow from the floating-base region to the bipolar part after completing the charge accumulation for a given gate voltage, the bulk node of the new modeled n-MOS capacitor is connected to V_{fp} . The source node is connected to the upside potential of the emitter side n-base region, V_b . The base node V_b and V_{fp} are calculated by solving the Kirchhoff law explicitly, namely, $I_c + I_b + I_e = 0$. The additional equivalent circuit shown in




Fig. 9. Two-dimensional device simulation results of C_{gg} , V_{fb} , and I_c for floating-base structure.




Fig. 10. Gate capacitance calculated with HiSIM-IEGT model and two-dimensional device simulation result.

Fig. 8 is added in the conventional HiSIM-IGBT and tested with a SPICE simulator. The negative C_{gg} is much larger than the positive C_{gg} , as shown in Fig. 10. The total C_{gg} is dominated by the negative C_{gg} between 7 and 8 V, during the hole accumulation.

The negative gate capacitance induced during switching is very important for simulating switching by considering the accumulation charge. The floating-base charge equation is written with the calculated Φ_S as Eq. (1) under the depletion and accumulation conditions, and under the inversion condition Eq. (2), where $C_{ox,floating} = T_{ox}/T_{ox,floating}$:





Fig. 11. Comparison of two calculated switching turn-on waveforms and measurement results. The IEGT model developed is modeled by the floating-base effect. (a) I_c and (b) V_{ce} waveforms.

$$Q_{g,floating} = W \times L_{overf} \{ (2\epsilon_{si} q N_{overf} / \beta)^{0.5} \times (\beta(\phi_S + V_{fb}) - 1)^{0.5} \}, \quad (1)$$

$$Q_{g,floating} = W \times L_{overf} \times C_{ox,floating} (V_{gs} - V_{fb,floating} - \phi_S), \quad (2)$$

where the surface potential Φ_S is calculated by solving the Poisson equation within the floating-base region. Here, $T_{ox,floating}$ and L_{overf} are the oxide thickness and oxide length of the floating-base region, respectively. The electron charge is defined by q . The Boltzmann constant and the lattice temperature in Kelvin are k and T , respectively. The inverse of the thermal voltage is written as $\beta = q/kT$. N_{overf} and $V_{fb,floating}$ are the base impurity concentration and the flatband voltage of the floating-base region respectively. By adjusting the parameter about the floating-base region, it can respond to different sizes of the IEGT structure.

Figure 11 shows the switching waveform simulated with the developed HiSIM-IEGT model in comparison with simulated results and measurement data obtained using the conventional HiSIM-IGBT model. The new HiSIM-IEGT developed models the floating-base effect. On the other hand, the conventional HiSIM-IGBT model does not model the floating-base effect. The circuit shown in Fig. 2 is investigated. It is seen that the measured gradual slope switching behavior observed in the collector current I_c is accurately reproduced. Furthermore, the collector voltage V_{ce} is also well reproduced with a change of the I_c waveform. Figure 12




Fig. 12. Comparison of calculated switching turn-on losses.




Fig. 14. Two-dimensional device simulation result of the SiO₂ thickness dependence of C_{gg}.




Fig. 13. Image of SiO₂ thickness change pattern.




Fig. 15. Comparison of the switching waveform simulated with the model developed and that obtained by two-dimensional device simulation.

shows the calculated and measured switch turn-on losses. The loss calculation result is also well reproduced, verifying the applicability of the model to an inverter circuit design.

5. Discussion

The possible optimization of the device structure for switching waveforms with the use of the model developed is discussed. The negative capacitance changes with the floating-base structure and also affects switching waveform. Figure 13 shows two-dimensional device simulation results of C_{gg} with SiO₂ thickness variation. It is seen that the negative C_{gg} markedly decreases with increasing SiO₂ thickness, as shown Fig. 14. The reason for this is the decrease in Q_{g,floating} owing to the T_{ox,floating} increase. Figure 15 a shows comparison of the simulated switching waveform simulated with the developed model with that obtained by the two-dimensional device simulation. Good agreement is obtained. From this result, it can be concluded that the gradual slope switching waveform depends on the floating-base structure. The IEGT switching performance can be optimized using multiple options to achieve the required characteristics.

6. Conclusions

A new HiSIM-IEGT model has been developed, which considers the floating-base effect. This model has been

implemented in a circuit simulator and verified to simulate the gradual slope switching characteristics accurately. It is verified that the switching waveform changes owing to the structural change of the floating-base region.

Acknowledgements

The authors would like to thank Shuji Agatsuma, Hiromitsu Tanabe, and Mikimasa Suzuki for their helpful discussions and Ryotaro Miura for his help with the measurements.

- 1) A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi, *IEEE Trans. Electron Devices* **34**, 351 (1987).
- 2) M. Hirose, K. Hamada, K. Shizuku, M. Miyake, M. Miura-Mattausch, H. J. Mattausch, and U. Feldmann, *Proc. EVTeC*, 2011.
- 3) T. Ueta, M. Nagao, and K. Hamada, *IEEE Trans. Electron Devices* **60**, 544 (2013).
- 4) H. Takahashi, H. Haruguchi, H. Hagino, and T. Yahata, *Proc. Power Semiconductor Devices and ICs*, 1996.
- 5) B. J. Baliga, *IEEE Electron Device Lett.* **11**, 75 (1990).
- 6) M. S. Shekar, J. Korec, and B. J. Baliga, *Proc. Power Semiconductor Devices and ICs*, 1998, p. 189.
- 7) E. M. Sankara Narayanan, M. Sweet, O. Spilber, J. V. Subhas Chandra Base, and M. M. De Souza, *Proc. 10th IWPSD*, 1999, p. 1307.
- 8) M. Antoniou, F. Udrea, F. Bauer, and I. Nistor, *IEEE Trans. Electron Devices* **58**, 769 (2011).
- 9) M. Sumitomo, J. Asai, H. Sakane, K. Arakawa, Y. Higuchi, and M. Matsui, *Proc. ISPSD*, 2012, p. 7.
- 10) M. Antoniou, F. Udrea, F. Bauer, A. Mihaila, and I. Nistor, *Proc. ISPSD*, 2012, p. 21.

- 11) M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa, *IEDM Tech. Dig.*, 1993, p. 679.
- 12) F. Udrea and G. Amaratunga, *Proc. ISPSD*, 1995, p. 190.
- 13) M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura, *Proc. ISPSD*, 2004, p. 115.
- 14) Y. Onozawa, H. Nakano, M. Otsuki, K. Yoshikawa, T. Miyasaka, and Y. Seki, *Proc. ISPSD*, 2007, p. 13.
- 15) T. Yamamoto, M. Miyake, and M. Miura-Mattausch, *Jpn. J. Appl. Phys.* **52**, 04CP07 (2013).
- 16) M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Kojima, T. Shoji, and Y. Nishibe, *IEEE Annu. Power Electronics Specialist Conf.*, 2008, p. 998.
- 17) M. Miyake, D. Navarro, U. Feldmann, H. J. Mattausch, T. Kojima, T. Ogawa, and T. Ueta, *IEEE Trans. Electron Devices* **60**, 571 (2013).
- 18) M. Miura-Mattausch, H. J. Mattausch, and T. Ezaki, *The Physics and Modeling of Mosfets (Surface-Potential Model HiSIM)* (World Scientific, Singapore, 2008).
- 19) M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, *IEEE Trans. Electron Devices* **53**, 1994 (2006).
- 20) M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, *IEEE Trans. Comput.-Aided Des. IC* **15**, 1 (1996).
- 21) Synopsys, TCAD Release (December 2010).
- 22) I. Omura, H. Ohashi, and W. Fichtner, *IEEE Electron Device Lett.* **18**, 622 (1997).
- 23) M. Yamaguchi, I. Omura, A. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura, *Proc. Power Semiconductor Devices and ICs*, 2004, p. 115.
- 24) I. Omura, W. Fichtner, and H. Ohashi, *IEEE Trans. Electron Devices* **46**, 237 (1999).
- 25) I. Omura, T. Domon, T. Miyanagi, T. Ogura, and H. Ohashi, *Proc. ISPSD*, 2000, 00CH37094C.

PAPER

Compact Modeling of Injection Enhanced Insulated Gate Bipolar Transistor Optimized Influence of Frequency Dependent

Takao YAMAMOTO^{†a)}, Masataka MIYAKE^{††}, Uwe FELDMANN^{††}, *Nonmembers*,
Hans JÜRGEN MATTAUSCH^{††}, and Mitiko MIURA-MATTAUSCH^{††}, *Members*

SUMMARY We have improved a compact model for the injection-enhanced insulated-gate bipolar transistor for inverter circuit simulation. The hole accumulation of floating-base region and potential change are modeled. It turned out that negative capacitance which occurs by floating base region has the dependence of frequency. It is necessary to consider the frequency dependence of the total gate capacitance for transient simulation. We analyzed the relationship between negative gate capacitance and current rise rate at the switch turn-on timing and device structure. The development model simulation result is well reproduced I_C and V_{ce} of measurement data, and the switching loss calculation accuracy is improved.

key words: IGBT, HiSIM, SPICE, compact model

1. Introduction

Power electronics are very frequently used in home electronics and automobile field. High performance power devices are keys for advanced power electronic products. Required performances for the power device are low power loss as well as low noise. Here there are several types of power devices developed such as bipolar transistor, DMOS, super junction MOSFET and insulated-gate bipolar transistor (IGBT). Among them IGBT realizes the high current controllability together with the high breakdown voltage of over 500 V [1]. Even though IGBT is driven by applied voltage on the gate of the MOSFET part, the main part consists of a bipolar transistor, and thus the low power consumption of the drive circuit can be realized. Due to the advantage, IGBT has been widely applied for inverter circuits of power electronics [2], [3]. In order to further improve the performance, different IGBT structures have been developed according to different application purposes [4]–[9]. The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage [10], enabling a smooth switching waveform (gradual slope switching) in comparison to the conventional IGBT. Abrupt switching (hard switching) causing destruction and noise of circuits is intended to avoid in the automotive application field. Figure 1 shows the schematic structure of IEGT, where one side of the p-base region is floated. Therefore structure becomes asymmetric. It is known that

this structure induces the injection enhancement effect [10]. Since IEGT has been utilized for applications where reduced voltage overshoot is required the gradual slope switching of IEGT is well applicable [11], [12]. However, it causes at the same time large switching loss. To optimize the trade-off between the low overshoot and the low energy-loss, accurate circuit simulations valid for investigating the optimization of IEGT is inevitable.

Here we developed the compact model HiSIM-IEGT based on the conventional IGBT model HiSIM-IGBT [13]–[15]. HiSIM-IGBT has been developed based on the surface-potential modeling approach including the advanced MOSFET model HiSIM [16]–[18]. The main development of HiSIM-IEGT is modeling the hole accumulation in the floating-base region, which is the origin of the injection enhancement. We have introduced the potential node of the floating-base potential V_{fb} (see Fig. 1), which is solved together with other nodes under the Kirchhoff law. Since the main advantage of IEGT is the gradual slope switching, our focus is given on the transient characteristics of the hole accumulation phenomenon. For the purpose we analyzed capacitance characteristics in detail. Finally we verify the switching performance of the developed HiSIM-IEGT in comparison to measurements.




Fig. 1 Schematic of the asymmetric injection-enhanced insulated-gate bipolar (IEGT) structure.

Manuscript received March 5, 2014.

Manuscript revised June 3, 2014.

[†]The author is with DENSO CORPORATION, Kariya-shi, 448-8661 Japan.

^{††}The authors are with Hiroshima University, Higashi-hiroshima-shi, 739-8530 Japan.

a) E-mail: takao_o_yamamoto@denso.co.jp

DOI: 10.1587/transele.E97.C.●●●




Fig. 2 Studied basic switching circuit.

2. Switching Response of Floating-base

Figure 2 shows the studied basic switching circuit that is assumed to handle only one phase of a three-phase motor control circuit. Figures 3(a) and (b) compare measured switching turn-on of the collector current I_c and the collector-emitter voltage V_{ce} waveform, respectively. For comparison simulation results of the original HiSIM-IGBT valid for the symmetrical structure are also depicted. The static DC characteristics of IEGT can be modeled using HiSIM-IGBT, where the model parameter values were extracted from the measured $I_c - V_{ce}$ characteristic of IEGT. As can be seen in Fig. 3(a), the transient characteristics of the IEGT structure cannot be reproduced by HiSIM-IGBT even though the DC characteristics are well reproduced. It is observed that the measured waveform of the collector current I_c of IEGT is not as steep as that of IGBT, and thus the softer switching behavior can be realized. Since the simulation result of the conventional symmetrical IGBT cannot capture the measured waveform, it is expected that the loss calculation error becomes large as can be seen in Fig. 4. The difference between the measured and calculated waveforms is attributed to the floating-base effect, which is not considered in the original HiSIM-IGBT.

Figure 5 shows the turn-off waveform of the circuit shown in Fig. 2 under the same bias conditions as Fig. 3. The calculated turn-off waveform is well reproduced with the original HiSIM-IGBT. The small deviation observed in the surge of V_{ce} and the slope of the I_c could be attributed to external contributions of the measured system which are not accurately extracted. Thus it is concluded that the specific effect observed in IEGT is pronounced only under the turn-on condition.

Figure 6 shows 2D numerical device simulation results of the total gate capacitance (C_{gg}) of an IEGT as a function of the gate voltage V_{ge} [19], [20]. It has been observed that the total capacitance can be negative for $V_{ge} < 7.5$ V [21], [22]. The total C_{gg} consists of different parts of the gate oxide. Namely, the gate oxides are divided into three parts, the emitter side (Gate l), the bottom region (Gate b) and the floating-base side (Gate r). It can be seen that the negative C_{gg} of the Gate r dominates the total C_{gg} . The value of 7.5 V is approximately the threshold voltage of the collector cur-




Fig. 3 Measured switching waveform in comparison to simulation results with HiSIM-IGBT without considering the hole accumulation under turn-on condition. (a) I_c , and (b) V_{ce} as a function of time.




Fig. 4 Comparisons of measured switching loss in comparison to simulated loss with HiSIM-IGBT.




Fig. 5 Measured switching waveform in comparison to simulation results with HiSIM-IGBT under turn-off condition.

rent.

Figure 7 depicts 2D device simulation results of I_c and the gate current under the turn-on condition. For the gate current contributions from different parts are depicted separately. It is seen that the negative current flows in the floating-base side (Gate r) at the beginning stage of the collector current flow. This negative current is the origin of the negative capacitance of C_{gg} . By switching on the gate the collector current starts to flow due to the electron injection from the emitter. This causes the positive C_{gg} at Gate l. The




Fig. 6 2D device simulation result of IEGT gate capacitance for the floating-bas structure at $V_{ce}=600$ V, freq=0.001 Hz, as a function of V_{ge} .




Fig. 7 2D device simulation result of I_c and different gate currents switch turn-on condition (current rise rate:di/dt=82.5 A/us).

collector current flow induces the hole accumulation underneath Gate r. This is the origin of the negative C_{gg} . Thus our focus is given on modeling the negative C_{gg} .

3. Floating-base Model

The conventional HiSIM-IGBT is constructed by combining the surface-potential-based MOSFET part and the bipolar junction transistor (BJT) part, where the carrier distribution within the based region is explicitly considered [13]–[15]. Those two parts are connected by conductivity-modulated base resistance as schematically shown in Fig. 8. Thus the model considers the potential distribution within the whole device by solving the introduced internal potential node V_b self-consistently. All device characteristics are calculated with the node potential value together with those of the external nodes.

An important element determining the switching performance of IEGT is the gate-capacitance characteristics. The MOSFET gate capacitance (Gate l) consists of the main IGBT capacitance. The overlap capacitance of the n^- base region (Gate b) together with Gate l is explicitly calculated




Fig. 8 Equivalent circuit of the developed IEGT model.




Fig. 9 Simulated hole-density distribution with a 2D device simulator at $V_{ce} = 600$ V, and $V_{ge} = 7.8$ V.

as a function of the node potentials V_{ge} and V_b .

Beyond the threshold condition of the MOSFET, the electron current begins to flow from the emitter. The collector hole current flows toward the emitter as well as into the floating-base region. The holes flow into the floating-base is accumulated, causing the potential value of the floating-base side higher. When the floating-base potential V_{fb} becomes higher than V_{ge} , the floating-base side forms the accumulation condition. On the other hand, the inversion condition is formed underneath Gate l. These charge storages of different types (electrons underneath Gate l and holes underneath Gate r) cause different signs of the gate current.

The floating-base effect is modeled by considering the charge accumulation within the region in addition to HiSIM-IGBT as shown in Fig. 8, where the node V_{fb} is introduced to calculate the stored charge explicitly.

Figure 9 shows hole density contours at $V_{ge} = 7.8$ V. Under the bias condition the amount of holes to be accumulated limits the further hole flow into the floating-base. Then holes start to flow along gate into the emitter. Thus, the potential increase of floating-base is stopped.

4. Frequency dependent of gate capacitance

Figure 10 shows 2D-device simulation results of frequency dependence of the total C_{gg} as a function of V_{ge} . It is seen that the magnitude of the negative C_{gg} is reduced with increased frequency. Figure 11 depicts the frequency dependence of the minimum value of the total C_{gg} . It is seen that the minimum value remains constant for low frequency. However, it is observed that the minimum diminishes rapidly for frequency faster than 1 kHz. Beyond frequency = 100 kHz the negative C_{gg} disappears completely. This frequency dependence of C_{gg} is attributed to the hole transit delay injected from the collector and accumulated underneath Gate r (see Fig. 6) [23], [24].

If V_{ge} is switched faster than the time for holes reaching the floating-bas gate, C_{gg} remains zero. In actual circuit operations, turn-on and turn-off are repeated and thus the total C_{gg} is dependent on the switching speed. Therefore the negative C_{gg} under real circuit operation can never be large as observed under the DC condition.




Fig. 10 Total gate capacitance C_{gg} of 2D device simulation results as a function of the gate voltage V_{ge} at $V_{ce} = 600$ V. Frequencies applied for the simulation are depicted.




Fig. 11 2D device simulation result of the minimum C_{gg} value as a function of the frequency applied at $V_{ce} = 600$ V.

Figure 12 shows the floating-bas width dependence of the minimum value of the total C_{gg} . The minimum value is changed as a function of the floating-bas width W_{fp} (see Fig. 1). Thus, it is seen that the C_{gg} characteristic is strongly influence by the frequency and floating-bas structure.

Figure 13 summarizes the relationship between the floating-bas width W_{fp} and the current rise time di/dt . The reason for plotting as a function of di/dt is due to the present investigation of switching. The di/dt value studied in Fig. 7 corresponds approximately to the frequency of 10 kHz. The width W_{fp} is normalized by the total width W_{total} (see Fig. 1). The “ \times ” mark represents the condition that the negative gate current occurs. On the other hand, the “ \circ ” mark represents the condition that the negative gate current disappears. When the ratio of W_{fp} to W_{total} becomes large, the negative C_{gg} is observed even at fast switching speed. Thus it can be concluded that the resulting I_c waveform is very much dependent on the structure as well as switching speed. The line depicted in Fig. 13 denotes the boundary for enabling the gradual slope switching.

5. Simulation Result

Figure 14 shows the switching waveform simulated with the




Fig. 12 2D device simulation result. The floating-bas width dependence of the minimum value of total C_{gg} at $V_{ce} = 600$ V.




Fig. 13 2D device simulation result of the matrix of negative gate current appearance.




Fig. 14 Comparison of calculated switching turn-on waveform with measurement results (a) I_c waveform and (b) V_{ce} waveform.

developed IEGT model including the floating-bas effect in comparison to the measured data. Namely the reduction of the negative C_{gg} equivalent to the value at frequency = 100 kHz in Fig. 10 is considered for the simulation. The circuit shown in Fig. 2 is investigated. The free wheel diode model HiSIM-Diode model is applied [25]. The model parameters are extracted so that the reverse recovery waveform is accurately reproduced. It is seen that the measured gradual slope switching behavior observed in the collector current I_c is accurately reproduced. Furthermore, the collector voltage V_{ce} is also well reproduced with change of I_c waveform. Figure 15 shows calculated and measurement switching turn-on loss. The loss calculation result is also well reproduced, and thus the developed model is confirmed to be applicable for accurate inverter circuit design.

6. Conclusions

The HiSIM-IEGT model has been developed, which considers the floating-bas effect. The model can reproduce the negative gate capacitance, which is the important feature of IEGT. The developed model has been implemented in a circuit simulator and verified the accuracy. It has been shown that the frequency dependence of the gate capacitance is




Fig. 15 Comparison of calculated switching turn-on loss.

shown to be an essence for characterizing the switching performance of IEGT. Switching simulation result reproduces measured I_{ce} and V_{ce} waveform as well as switching loss. It is verified that the developed model can be utilized to optimize the ideal switching waveform, balancing the power loss and surge of I_{ce} and V_{ce} . The model can be further utilized to optimize the switching speed for achieving appropriate circuit performance. For the purpose of further verification of the carrier transit time within the device must be investigated.

Acknowledgments

The authors would like to thank Shuji Agatsuma, Hiromitsu Tanabe and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with measurements.

References

- [1] A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi, "Safe operating area for 1200-V nonlatchup bipolar-mode MOSFET's," *IEEE Trans. Electron. Dev.*, vol.34, no.2, pp.351–355, Feb. 1987.
- [2] A. R. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," *IEEE Trans. Power Electron.*, vol.9, p.532, Sept. 1994.
- [3] T. Ueta, M. Nagao, and K. Hamada, "Application of electrical circuit simulations in hybrid vehicle development," *IEEE Trans. Electron. Dev.*, vol.60, no.2, pp.544–550, Feb. 2013.
- [4] H. Takahashi, H. Haruguchi, H. Hagino, and T. Yahata, "Carrier stored trench-gate bipolar transistor (CSTBT): a novel power device for high voltage application," *Proc. Power Semiconductor Devices and ICs*, p.1502, 1996.
- [5] M. Mouri, Y. Uchimo, J. Sakano, and H. Kobayashi, "A novel high-conductivity IGBT study with square short circuit SOA," *Proc. Power Semiconductor Devices and ICs*, Kyoto, Japan, p.433, 1998.
- [6] T. Laska, M. Munzer, F. Pfirsich, C. Schaeffer, and T. Schmidt, "The field stop IGBT (FS IGBT): a new power device concept with a great improvement potential," *Proc. Power Semiconductor Devices and ICs*, pp.355–358, May 2000.
- [7] M. Sumitomo, J. Asai, H. Sakane, K. Arakawa, Y. Higuchi, and M. Matsui, "Low loss IGBT with partially narrow mesa structure (PNM-IGBT)," *Proc. Power Semiconductor Devices and ICs*, Bruges, pp.17–20, June 2012.

- [8] M. Antoniou, F. Udrea, F. Bauer, A. Mihaila, and I. Nistor, "Point injection in trench insulated gate bipolar transistor for ultra low losses," Proc. Power Semiconductor Devices and ICs, Bruges, pp.21–24, June 2012.
- [9] F. Udrea and G. Amaratunga, "A unified analytical model for the carrier dynamics in trench insulated gate bipolar transistors (TIGBT)," Proc. Power Semiconductor Devices and ICs, Yokohama, Japan, pp.190–195, May 1995.
- [10] M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa, "A 4500 V injection enhanced insulated gate bipolar transistor (IEGT) in a mode similar to a thyristor," IEDM Tech. Dig, pp.679–682, Dec. 1993.
- [11] M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura, "IEGT design criterion for reducing EMI noise [injection enhanced gate transistor]," Proc. Power Semiconductor Devices and ICs, pp.115–118, May 2004.
- [12] Y. Onozawa, H. Nakano, M. Otsuki, K. Yoshikawa, T. Miyasaka, and Y. Seki, "1200 V trench-gate FS-IGBT featuring lower EMI noise and lower switching loss," Proc. Power Semiconductor Devices and ICs, Jeju island, pp.13–165, May 2007.
- [13] T. Yamamoto, M. Miyake, and M. Miura-Mattausch, "Compact modeling of floating-base effect in injection-enhanced insulated-gate bipolar transistor based on potential modification by accumulated charge," Jpn. J. Appl. Phys., vol.52(no.4S), pp.04CP07, 2013.
- [14] A. Oohashi, M. Miyake, M. Yokomichi, H. Masuoka, T. Kajiwara, T. Kojima, N. Sadachika, U. Feldmann, H. J. Mattausch, and M. Miura-Mattausch, "Toward predictable IGBT model for optimization of device parameters," The 5th International Workshop on Compact Modeling, pp.53–55, Seoul, Jan. 2008.
- [15] M. Miyake, D. Navarro, U. Feldmann, H. J. Mattausch, T. Kojima, T. Ogawa, and T. Ueta, "HiSIM-IGBT: a compact Si-IGBT model for power electronic circuit design," IEEE Trans. Electron. Dev., vol.60, no.2, pp.571–579, Feb. 2013.
- [16] M. Miura-Mattausch, H. J. Mattausch, and T. Ezaki, World Scientific Publishing, 2008.
- [17] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM2: advanced MOSFET model valid for RF circuit simulation," IEEE Trans. Electron. Dev., vol.53, no.9, pp.1994–2007, Sept. 2006.
- [18] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, "Unified complete MOSFET model for analysis of digital and analog circuits," IEEE Trans. Comput. - Aided Des. IC, vol.15, no.1, pp.1–7, Jan. 1996.
- [19] Synopsys: TCAD Release, December 2010.
- [20] I. Omura, H. Ohashi, and W. Fichtner, "IGBT negative gate capacitance and related instability effects," IEEE Electron Device Lett., vol.18, no.12, pp.622–624, Dec. 1997.
- [21] I. Omura, W. Fichtner, and H. Ohashi, "Oscillation effects in IGBT's related to negative capacitance phenomena," IEEE Trans. Electron. Dev., vol.46, no.1, pp.237–244, Jan. 1999.
- [22] I. Omura, T. Domon, T. Miyanagi, T. Ogura, and H. Ohashi, "IEGT design concept against operation instability and its impact application," Proc. Power Semiconductor Devices and ICs, pp.25–28, May 2000.
- [23] D. Navarro, Y. Takeda, M. Miyake, N. Nakayama, K. Machida, T. Ezaki, H. J. Mattausch, and M. Miura-Mattausch, "A carrier-transient-delay-based nonquasi-static MOSFET model for circuit simulation and its application to harmonic distortion analysis," IEEE Trans. Electron. Dev., vol.53, no.9, pp.2025–2034, Sept. 2006.
- [24] M. Miyake, N. Sadachika, D. Navarro, Y. Mizukane, K. Matsumoto, T. Ezaki, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "Surface-potential-based metal-oxide-silicon-varactor model for RF applications," Jpn. J. Appl. Phys., vol.46, no.4B, pp.2091–2095, Apr. 2007.
- [25] M. Miyake, J. Nakashima, and M. Miura-Mattausch, "Compact modeling of the p-i-n diode reverse recovery effect valid for both low and high current-density conditions," IEICE Trans. Electron., vol.E95-C, no.10, pp.1682–1688, Oct. 2012.



Takao Yamamoto received the M.Sc. degree in department of physics from Tohoku university, Sendai Japan, in 2005. From 2005 to 2008, He was engaged in the product development of power MOSFET at ROHM Co., Ltd. Since 2008, he has been with DENSO CORPORATION, Aichi, Japan. He has worked on development of SJ-MOSFET. Since 2012, he has been engaged in the compact model development of "HiSIM-IGBT" used in an inverter circuit.



Masataka Miyake received the Ph.D. degree in electrical engineering from Hiroshima University, Higashi-Hiroshima, Japan, in 2009. His thesis work involved modeling of non-quasi-static carrier dynamics in MOS-based devices. Since 2009, he has been the main developer of the compact IGBT model "HiSIM-IGBT". In 2010, he started the development of the compact power bipolar diode model "HiSIM-Diode". He has also contributed to several other compact models of the HiSIM compact-model family. He is currently a Lecturer with HiSIM Research Center, Hiroshima University.



Uwe Feldmann received the Ph.D. degree in mathematics from the Technical University of Darmstadt, Darmstadt, Germany, in 1971. Until 1979, he was with the Components Division of Siemens Company, Munich, Germany, where he worked on mathematical programming, optimization and logic minimization. Later on he was dealing with mathematical modelling and numerical methods in circuit simulation at Siemens Corporate Research and Development, Infineon Technologies, and Qimonda company. From 2007 until 2010 he has been a Guest Professor with the HiSIM Research Center, Hiroshima University, Higashi-Hiroshima, Japan, where he was working on computational aspects of the HiSIM-compact-model-family. Currently his main interest is in compact modeling of power devices, such as HiSIM-HV and HiSIM-IGBT.



Hans Jürgen Mattausch received the Dr. degree from the University of Stuttgart, Stuttgart, Germany, in 1981. From 1982 to 1996, he was with Siemens AG, Munich, Germany, where he was involved in the development of CMOS technology, memory and telecommunication circuits, power semiconductor devices, chip-card ICs, and compact models. Since 1996, he has been with Hiroshima University, Higashi-Hiroshima, Japan, where he is researching in the field of VLSI design, nano-

electronics, and compact modeling. He is currently a Professor with the Research Institute for Nanodevice and Bio Systems, the HiSIM Research Center as well as at the Graduate School for Advanced Sciences of Matter.



Mitiko Miura-Mattausch joined the Max-Planck-Institute for solid-state physics in Stuttgart, Germany as a researcher working with non-linear phenomena in solid state (1981–1984), and was with Corporate Research and Development, Siemens AG, Munich, Germany, working on hot-electron problems in MOSFETs for circuit simulation (1984–1996). Since 1996 she is a professor in Department of Semiconductor Electronics and Integration Science, Graduate School of Advanced Science of Matter at

Hirishima University, leading the ultrascaled devices laboratory and focusing on advanced MOSFETs feature under RF operation experimentally and theoretically. Dr. Miura-Mattausch is an IEEE Fellow and serves as a Distinguished Lecturer of IEEE Electron Device Society.

学会発表

1. Compact Modeling of Floating-Base Effect in IGBT Based on Potential Modification by Accumulated Charge
Takao Yamamoto, Masataka Miyake, and Mitiko Miura-Mattausch
International Conference on Solid State Devices and Materials (SSDM 2012), Kyoto, Japan (2012).
2. Floating-Base Effect Modeling for IGBT Structure Using Potential Modification
Takao Yamamoto, Masataka Miyake, and Mitiko Miura-Mattausch
International Workshop on Compact Modeling (IWCM 2013), Yokohama, Japan (2013).
3. Modeling of Injection Enhanced IGBT for Accurate Prediction of Switching Performance
Takao Yamamoto, Masataka Miyake, Hisato Kato, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
IEEE Workshop on Control and Modeling for Power Electronics (COMPEL), Utah, USA (2013).
4. Role of Carrier Response Delay on Switching Performance of Injection-Enhanced IGBT
Takao Yamamoto, Masataka Miyake, Hisato Kato, Uwe Feldmann, Hans Jürgen Mattausch, and Mitiko Miura-Mattausch
International Conference on Solid State Devices and Materials (SSDM 2013), Fukuoka, Japan (2013).

Compact Modeling of Floating-Base Effect in IGBT Based on Potential Modification by Accumulated Charge

Takao Yamamoto¹, Masataka Miyake² and Mitiko Miura-Mattausch²

¹ DENSO CORPORATION, 1-1 Showa-cho, Kariya-shi, Aichi 448-8661, Japan
Phone: +81-566-63-1925 E-mail: takao_o_yamamoto@denso.co.jp

² Advanced Sciences of Matter, Hiroshima University
1-3-1 Kagamiyama Higashi-Hiroshima, Hiroshima 739-8530, Japan

Abstract

We have developed a compact model of the Injection-Enhanced Insulated-Gate-Bipolar Transistor applicable for circuit optimization. The main development is modeling the hole accumulation in the floating-base region. It is demonstrated that observed negative gate capacitance is well reproduced with the developed model.

1. Introduction

The IGBT (Insulated-Gate-Bipolar Transistor) structure realizes the high current controllability together with the high breakdown voltage. Because of these advantages, the IGBT structure has been widely applied for inverter circuits of power electronics. Therefore many descendants of IGBT have been developed according to the different applications purposes. The IEGT (Injection-Enhanced Insulated-Gate-Bipolar Transistor) structure has been developed in order to reduce the on-state voltage [1], which results in the soft switching waveform in comparison to that of IGBT. Thus, IEGT has been applied to the area where reduced voltage overshoot is required. However, the soft waveform causes large switching loss at the same time. To optimize the trade-off between the low overshoot and the low energy-loss, accurate circuit simulation for investigating the switching performance is inevitable.

HiSIM-IGBT has been developed for simulating circuit performances, which solves the potential distribution within IGBT explicitly [2]. However, it considers the symmetrical IGBT structure. The purpose of this investigation is to extend HiSIM-IGBT for the asymmetrical IEGT structure (see Fig. 1). For the purpose we consider the accumulated charge induced in the floating-base region explicitly.




Fig. 1. Comparison of two IGBT structures, (a) the symmetrical IGBT structure, and (b) the asymmetrical IEGT structure.

2. Switching Response of Floating-Base

Fig. 2a shows the studied basic circuit with its element values. Measurements and results with HiSIM-IGBT for the asymmetrical structure are compared in Fig. 2b. The difference between the two waveforms denoted by a dashed circle is attributed to the floating-base effect.

The floating-base effect is investigated with 2D-device simulations [3]. Fig. 3 shows simulated gate capacitance C_{gg} divided into different contributions. Fig. 4 shows equi-hole-density contours around the gate oxide. The contacted p-base side forms the inversion layer, when V_{ge} reaches the threshold voltage ($V_{ge}=7.4V$). On the other hand, the floating-base side does not form the inversion layer at $V_{ge}=7.4V$. Beyond the threshold condition the collector current flows into the floating-base as well, and increases the potential drastically. This hole accumulation causes “negative capacitance [4, 5]”.




Fig. 2. (a) Studied basic circuit and their element values, (b) Measured transient characteristics in comparison to those of simulation results with original HiSIM-IGBT.




Fig.3 2D-device simulation result of gate capacitance for floating-base structure at $V_{ce}=600V$, $freq=0.001Hz$, V_{ge} sweep. (b) Zoomed result denoted by a dashed rectangle depicted in (a).




Fig.4 Simulated hole-density distributions around the gate. $[cm^{-3}](V_{ce}=600V)$

The negative capacitance reduces abruptly at $V_{ge}=7.5V$ as shown Fig. 5a. This abrupt decrease of C_{gg} coincides with the saturation behavior of the floating-base potential V_{fp} . The hole accumulation charge changes the potential V_{fp} . Fig. 5b shows the width (W_{float} : see Fig. 1b) dependence of C_{gg} . Though the increase of W_{float} shows no influence, the decrease causes the delay of the switching from the accumulation to the depletion condition, because the total amount of the injected holes in the floating-base region is reduced with reduced W_{float} . Further increase of V_{ge} induces the inversion condition, which causes the positive C_{gg} as shown in Fig. 6.




Fig. 5. (a) 2D-device simulation results of C_{gg} , floating-base voltage and J_c current for floating-base structure. (b) 2D-device simulation result of the width (W_{float}) dependence of C_{gg} .




Fig. 6. 2D-device simulation results of C_{gg} at different gate parts.

3. Modeling of Floating-Base Effect

Modeling of the floating-base effect is done by considering the n-MOS capacitance as shown Fig.7, where V_{fp} is the node potential introduced to describe the floating-base effect induced by hole injection. The hole injection into the floating-base occurs because the base potential is higher than V_{fp} and continues until V_{fp} becomes larger than the internal base potential. In HiSIM-IGBT the base node is calculated by solving the Kirchhoff equation explicitly. Since all node potentials are precisely determined, the carrier movement within the device can be predicted in a consistent way. Once V_{ge} reaches the threshold condition and the collector current starts to flow, a large amount of the hole injection into the floating-base occurs and increase the V_{fp} potential drastically, resulting in the transition into the accumulation condition.

The developed equivalent circuit shown in Fig. 7 is written in the Verilog-A code and tested with a commercial

SPICE simulator. A calculation result of the negative C_{gg} due to the hole injection is shown in Fig. 8 in comparison to the 2D-device simulation results. The model reproduces the 2D-device simulation result quite well. For better fitting, the resistance effect between the base potential and V_{fp} could be considered. The neglected built-in potential between the floating-base and the n-base could also play a role.




Fig. 7. Equivalent circuit of the developed model.




Fig. 8. Calculated gate capacitance with the developed model as a function of V_{ge} in comparison to 2D-device simulation result. (b) Zoomed result denoted by a dashed rectangle depicted in (a).

4. Conclusions

We have developed the negative gate capacitance model observed in the IEGT structure based on the hole injection into the floating-base. The model has been implemented into a circuit simulator and verified the accuracy.

5. Acknowledgements

The authors would like to thank Shuji Agatsuma, Hisato Kato, Hiromitsu Tanabe and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with measurements.

References

- [1] M. Kitagawa et al., Tech. Dig. IEDM'93, pp.679-682,1993.
- [2] M. Miyake et al., IEEE Annual Power Electronics Specialist Conf., pp.998.
- [3] Synopsys, TCAD Release 2010.12.
- [4] I. Omura et al., IEEE Trans. Electron Devices, vol.46, pp.237, 1999.
- [5] I. Omura et al., ISPSD 2000, 00CH37094C

Floating-Base Effect Modeling for IGBT Structure Using Potential Modification

Takao Yamamoto¹, Masataka Miyake² and Mitiko Miura-Mattausch²

¹Electronics Device Business Unit, DENSO CORPORATION, Showa, Kariya, Aichi 448-8661, Japan

²Graduate School of Advanced Sciences of Matter, Hiroshima University, Kagamiyama Higashi-Hiroshima, Hiroshima 739-8530, Japan

The Injection-Enhanced Insulated-Gate-Bipolar Transistor developed for reducing the on-state voltage of the original Insulated-Gate-Bipolar Transistor is investigated. The main development is modeling the hole accumulation in the floating-base region which modifies the gate capacitance drastically. It is demonstrated that observed negative gate capacitance is well reproduced with the developed model.

I Introduction

Hybrid and Electric vehicles are attractive as an important solution for realizing the reduction of fuel consumption. Nowadays many power devices are used for better control for achieving reliable, safety, as well as economic automobiles. Among the power devices, the Insulated-Gate-Bipolar Transistor (IGBT) realizes the high current controllability together with the high breakdown voltage [1]. Because of these advantages, IGBT has been widely applied for inverter circuits of power electronics [2]. Therefore many descendants of IGBT have been developed according to different applications purposes. The Injection-Enhanced Insulated-Gate-Bipolar Transistor (IEGT) is one of the descendants and has been developed in order to reduce the on-state voltage [3, 4], and that structure also has the feature of the soft switching waveform in comparison to that of IGBT. Thus, IEGT has been applied to the area where reduced voltage overshoot is required [5, 6]. However, the soft waveform causes large switching loss at the same time. To optimize the trade-off between the low overshoot and the low energy-loss, accurate circuit simulation applicable for investigating the switching performance is inevitable.

Different IGBT models have been already developed and been used for various circuit design [7, 8, 9]. However, the models are either lack of accuracy or not sufficient for stable circuit simulations. HiSIM-IGBT has been developed for simulating circuit performances [10, 11], which solves the potential distribution within IGBT explicitly under fully dynamic load conditions, through the surface-potential-based modeling approach including the advanced MOSFET model HiSIM [12, 13, 14, 15]. However, it considers the symmetrical trench-type IGBT structure (see Fig. 1a), where both sides of the p-base are connected to the emitter. The purpose of this investigation is to extend HiSIM-IGBT for the asymmetrical IEGT structure (see Fig. 1b), where one side of the p-base is disconnected and floated. The purpose of this investigation is to model the IEGT characteristics based on the potential distribution in the floating-base region induced by applied voltages.




Fig. 1. Comparison of two IGBT structures, (a) the symmetrical IGBT structure, and (b) the asymmetrical IEGT structure.

II. Switching Response of Floating-Base

Fig. 2a shows the studied basic circuit with its element values. Measurements and simulation results with the original HiSIM-IGBT for the symmetrical structure are compared in Fig. 2b. The threshold voltage of the studied IGBT is 6.5V, and the model parameter values of HiSIM-IGBT were extracted from measured I_c - V_{ce} characteristics. It is seen that the measured waveform of the collector current I_c is not steep for IEGT, and the soft switching is realized. On the contrary the model calculation result with HiSIM-IGBT shows no soft switching. The difference between the measured and calculated waveforms is attributed to the floating-base effect, which is not yet considered in HiSIM-IGBT.

The floating-base effect is investigated with 2D-device simulations [16]. Fig. 3 compares electrostatic potential contours for different gate voltages V_{ge} around the trench gate oxide. For the $V_{ge} < V_{th}$ case the potential distribution in the emitter-connected base and the floating base are nearly the same. However, the gate control becomes completely different for two structures under the $V_{ge} \geq V_{th}$ condition when I_c begin to flow. Under the condition the potential value in the floating-base side becomes even higher than V_{ge} . However, the potential value does not exceed a certain value, namely 24.8V for the studied case, even with further increase of V_{ge} . Fig. 4 shows equi-hole-density contours for the same conditions as shown in Fig. 3. When V_{ge} reaches the threshold voltage ($V_{ge} = 6.5V$), the contacted p-base side forms the depletion layer as well as the inversion layer under the gate as can be seen from the low hole concentration.




Fig. 2. (a) Studied basic circuit and their element values, (b) Measured transient characteristics in comparison to those of simulation results with original HiSIM-IGBT.




Fig. 3. Simulated electrostatic potential around the gate.




Fig. 4. Simulated hole-density distributions around the gate.

On the other hand, the hole-density contours in the floating-base side remain nearly unchanged. Except the depletion region at the n-base/p-base junction which is fulfilled by holes injected from the collector for $V_{ge} \geq V_{th}$, and the contacted-base side forms the inversion layer and the non-contacted side forms the accumulation layer. Beyond the threshold condition the collector current flows into the floating-base region as well, and fulfills the whole region by holes. This hole injection into the floating base is stopped after a certain amount of holes occupy the region. Thus it can be concluded that the floating-base potential shown in Fig. 3 is determined by a balance created by carrier dynamics responding to the potential distribution within the whole IEGT.

The carrier response to the potential change can be investigated with the capacitance. Fig. 5 compares 2D numerical simulation results of C_{gg} for IEGT in comparison to that for IGBT. The humps around $V_{ge}=10V$ observed for both structures are due to the resistive base effect under the on-current condition usually observed for power devices. A clear different between two structures is the sharp negative C_{gg} , which is observed only for the IEGT structure. Fig. 6 depicts separate contributions from different parts of the gate oxide to the total negative C_{gg} . It is seen that C_{gg} of the floating base (Gate r) dominates the total C_{gg} .




Fig. 5. 2D-device simulation of C_{gg} . (a) IGBT structure. (b) IEGT structure




Fig. 6. (a) The gate contact is divided into different contributions. (b) 2D-device simulation result of gate capacitance for floating-base structure at $V_{ce}=600V$, $freq=0.001Hz$, V_{ge} sweep.

III. Modeling of Floating-Base Effect

Origin of the “negative capacitance [17, 18]” is attributed to the hole accumulation in the floating base. To model the charge distribution at Gate r, a potential node V_{fp} is investigated. The node is set at the surface of the floating base as shown in Fig.1b. Fig. 7a compares the relationship among different values as a function of V_{ge} . Beyond $V_{ge}=V_{th}$ the collector current increases accompanied with the reduction of C_{gg} . At $V_{ge}=7.5V$ C_{gg} increases abruptly, which coincides with entering the saturation condition of the floating-base potential V_{fp} .




Fig. 7. (a) 2D-device simulation results of C_{gg} , floating-base voltage and I_c current for floating-base structure. (b) 2D-device simulation result of the width (W_{float}) dependence of C_{gg} .

As can be seen in Fig. 8 the starting of the V_{fp} saturation is attributed to the condition where the potential in the floating base becomes higher than the upside potential of n-base region V_b . However, the increase is stopped when V_{fp} exceeds V_b . Fig. 7b shows the width (W_{float} ; see Fig. 1b) dependence of C_{gg} . Though the increase of W_{float} shows no influence on C_{gg} , the W_{float} reduction results in the V_{ge} shift to higher values. The total amount of the injected holes into the floating-base region is reduced with reduced W_{float} . This requires the V_{ge} increase to realize V_{fp} larger than V_b .




Fig. 8. Simulated results of the floating-base potential (V_{fp}) and the base potential (V_b).

Modeling of the floating-base effect is done by considering the n-MOS capacitor in addition to HiSIM-IGBT as shown Fig. 9. Beyond the threshold voltage the base current (the drain current of the MOSFET) flows, which induces the collector current. The hole injection into the floating-base region as the collector current causes the potential increase. Thus the potential node V_{fp} introduced is connected to the current source to describe this mechanism. However, the collector current flow into the floating base is stopped, when V_{fp} becomes higher than the n-base potential V_b . This effect is described by the connected MOSFET, for which the electrodes are connected either to V_b or V_{fb} . The hole injection even into the floating-base region occurs, because the collector contact extends over the device width. The injected holes don't have the way to go out or to be recombined in the p-Si base, they are accumulated and increases V_{fb} . The balance between V_b and V_{fb} controls the holes injection either to continue or to stop. In HiSIM-IGBT the base node V_b is calculated by solving the Kirchhoff law explicitly, namely $I_c + I_b + I_e = 0$. Since the current flow from the floating base to the connected base beyond $V_{fb} > V_b$ is negligibly small in comparison to other currents, the same Kirchhoff law is applied. Thus all node potentials are precisely calculated, and the carrier movement within the device can be predicted in a consistent way.

The developed equivalent circuit shown in Fig. 9 is written in the Verilog-A code and implemented with a commercial SPICE simulator. A calculation result of the negative C_{gg} due to the hole injection is shown in Fig. 10 in comparison to the 2D-device simulation results. It is seen that the developed model reproduces the 2D-device simulation result well. For better fitting, the resistance effect between the base potential and V_{fp} could be considered additionally. The neglected built-in potential between the floating-base and the n-base could also play a role for better fittings.




Fig. 9. Equivalent circuit of the developed model.




Fig. 10. Calculated gate capacitance with the developed model as a function of V_{ge} in comparison to 2D-device simulation result.

IV. Switching Simulation Results

Fig. 11 shows simulated switching waveform by using new developed model including the floating-base effect. At the early stage of switching-on, the gradient of I_c as a function of time t (di/dt) has become early. After that, di/dt changes in the second half, the soft switching waveform is calculated. Such phenomenon is simulated by the effect of the newly added model. Since plus capacitance and minus capacitance are intermingled, switching speed is changing. Moreover, the collector voltage received change of $V = -L \cdot di/dt$ by the coil ingredient of a substrate.




Fig. 11. Calculated switching turn-on waveform with developed model.

V. Conclusion

We have developed the negative gate capacitance model observed in the IEGT based on the hole injection into the floating-base. The model has been verified the accuracy by the switching waveform.

Acknowledgements

The authors would like to thank Shuji Agatsuma, Hisato Kato, Hiromitsu Tanabe and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with measurements.

References

- [1] A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi : IEEE Trans. Electron Devices, 34, (1987) 351.
- [2] K. Shizuku, T. Ueda, M. Hirose, M. Miyake, H. J. Mattausch, M. Miura-Mattausch, F. Uwe : IEEJ (2011) 91.
- [3] M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa : Tech. Dig. IEDM'93 (1993) 679
- [4] F. Udrea, and G. Amaratunga : Proc. of ISPSD (1995) 190.
- [5] M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura : Proc. of ISPSD (2004) 115.
- [6] Y. Onozawa, H. Nakano, M. Otsuki, K. Yoshikawa, T. Miyasaka, and Y. Seki : Proc. of 19th ISPSD, (2007) 13.
- [7] A. R. Herfner, and D. M. Diebolt : IEEE Trans. Power Electron., 9, (1994) 532.
- [8] P. R. Palmer, E. Santi, J. L. Hudgins, X. Kang, J. C. Joyce, and P. Y. Eng : IEEE Trans. Power Electron., 18, (2003) 1220.
- [9] R. Chibante, A. Araujo, and A. Carvalho : IEEE Trans. Power Electron., 24[5], (2009) 1417.
- [10] M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Kojima, T. Shoji, and Y. Nishibe : IEEE Annual Power Electronics Specialist Conf., (2008) 998.
- [11] M. Miyake, M. Ueno, J. Nakashima, H. Masuoka, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Ogawa and T. Ueta : Proc. 23rd ISPSD (2011) 148.
- [12] M. Miura-Mattausch, H. J. Mattausch, and T. Ezaki : World Scientific Publishing. (2008)
- [13] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto : IEEE Trans. Electron Devices., 53[9], (2006) 1994.
- [14] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac : IEEE Trans. Comput. -Aided Design Integr. 15[1] (1996) 1.
- [15] HiSIM2 Model Downloads and User Manuals.
- [16] Synopsys, TCAD Release (2010.12.)
- [17] I. Omura, W. Fitchner, and H. Ohashi : IEEE Trans. Electron Devices, 46, (1999) 237.
- [18] I. Omura, T. Domon, T. miyanagi, T. Ogura, and H. Ohashi : ISPSD (2000), 00CH37094C

Modeling of Injection Enhanced IGBT for Accurate of Switching Performance

Takao Yamamoto, Hisato Kato
Electronics Device Business Unit,
DENSO CORPORATION
Aichi, Japan
takao_o_yamamoto@denso.co.jp

Masataka Miyake, Uwe Feldmann,
Hans Jürgen Mattausch, Mitiko Miura-Mattausch
Graduate School of Advanced Sciences of Matter,
Hiroshima University
Hiroshima, Japan

Abstract—We have developed a compact model for the injection-enhanced insulated-gate bipolar transistor, which simulates switching performance accurately. The main development is to model the floating-base region, where charge accumulation occurs and influences strongly on the switching characteristics. It is demonstrated that the observed negative gate capacitance is well reproduced by considering the charge explicitly. Consequently, the measured soft switching performance of the studied device is accurately predicted with the developed model.

I. INTRODUCTION

The insulated-gate bipolar transistor (IGBT) realizes high current controllability together with high breakdown voltage [1]. Because of these advantages, IGBTs are widely applied for inverter circuits of power electronics [2]. Furthermore, many descendants of the basic IGBT structure were developed due to differences in application purposes. The injection-enhanced insulated-gate bipolar transistor (IEGT) has been developed in order to reduce the on-state voltage [3], which realizes a smooth switching waveform in comparison to IGBT [4]. To optimize the trade-off between low overshoot and low energy loss, an accurate circuit simulation model is inevitable.

Compact IGBT models have been developed and are already used for circuit simulations [5, 6, 7]. Among them HiSIM-IGBT [8, 9, 10] solves the potential distribution within IGBT explicitly under fully dynamic load conditions, exploiting the modeling approach of the MOSFET model HiSIM [11] based on the full potential description. However, the present HiSIM-IGBT model considers only the symmetrical trench-type IGBT structure (see Fig. 1a), where both sides of the p-base regions are connected to the emitter. Consequently, the purpose of this contribution is to extend the HiSIM-IGBT model to the asymmetrical IEGT structure (see Fig. 1b), where one side of the p-base region is disconnected and floating, and to investigate the switching characteristics specific for the structure. For this purpose we have investigated device characteristics of the IEGT with a numerical 2D device simulator.




Figure 1. Comparison of two IGBT structures : (a)Symmetrical IGBT, and (b)Asymmetrical IEGT

II. MEASURED SWITCHING RESPONSE OF IEGT

Fig. 2(a) shows the studied basic circuit with its element values. Measurements and simulation results with HiSIM-IGBT, developed for the symmetrical structure, are compared in Fig. 2(b). The model parameter values of HiSIM-IGBT were extracted from the measured I_c - V_{ce} characteristics. It was observed that the measured waveform of the collector current I_c of the IEGT is not as steep as that of the IGBT, and thus a softer switching behavior is observed as shown by a dashed circle. However, the circuit simulation result with HiSIM-IGBT for the symmetrical structure shows no soft switching. The difference between the measured and calculated waveforms is attributed to the floating-base effect, which is not yet considered in HiSIM-IGBT.

The floating-base effect is investigated with 2D device simulations. Fig. 3 depicts separate contributions from different parts of the gate oxide to the total C_{gg} . The gate oxide divides into three parts, Gate l, Gate b and Gate r. Through the increase of V_{ge} induces the inversion condition, which causes the positive C_{gg} as shown in Fig. 3(b). The humps around $V_{ge}=10$ V is due to the resistive base effect under the on-

current condition usually observed for power devices. It can be seen that the negative C_{gg} of the floating base (Gate r) dominates the total C_{gg} , and that the positive C_{gg} induced on Gate l is negligible.





Figure 2. (a) Studied basic circuit with inductive element values (b) Measured transient characteristics in comparison to simulation results with the present HiSIM-IGBT model.





Figure 3. (a) 2D device simulation result of gate capacitance for floating-base structure at $V_{ce}=600V$, $freq=0.001Hz$, V_{ge} sweep. (b) Zoom into the dashed rectangle depicted in (a). [V_{ge} range is 0-15V]




Figure 4. Simulated electrostatic potential around the gate. [V] ($V_{ce}=600V$).




Figure 5. Simulated hole-density distributions around the gate. [cm^{-3}] ($V_{ce}=600V$).

III. MODELING OF FLOATING-BASE EFFECT

The origin of the “negative capacitance” [12, 13] is attributed to the hole accumulation in the floating base. The threshold voltage V_{th} of the studied IGBT is $V_{ge}=6.5V$. Fig. 4 compares electrostatic potential contours for different gate voltages V_{ge} around the trench gate oxide. For the $V_{ge} < V_{th}$ case the potential distribution in the emitter-connected base and the floating base are nearly the same. However, the gate control becomes completely different for two structures under the $V_{ge} \geq V_{th}$ condition when I_c begin to flow. Under the condition the potential value in the floating-base side becomes even higher than V_{ge} . However, the potential value does not exceed a certain value, namely 24.8V for the studied case,

even with further increase of V_{ge} . Fig. 5 shows equal-hole-density contours around the gate oxide at different gate voltages. To model the charge accumulation at Gate r, the potential node V_{fp} is introduced. The node is set near the surface of the floating base as shown in Fig. 1b. Fig. 5a shows 2D simulation results of C_{gg} and V_{fp} as a function of V_{ge} . Beyond $V_{ge}=V_{th}$, the collector current starts to increase which is accompanied with the reduction of C_{gg} (Figs. 6a and b). Beyond the threshold condition, the collector current flows into the floating-base region as well and fills the entire region with holes. At $V_{ge}=7.5$ V, C_{gg} increases abruptly, which coincides with the start of the saturation of the floating-base potential V_{fp} . This hole injection into the floating base is terminated after a certain number of holes occupy the region.




Figure 6. 2D device simulation results of floating-base potential V_{fp} , (a) total gate capacitance C_{gg} , and (b) I_c current for floating-base structure.

The floating-base effect is modeled by considering the n-MOS capacitor in addition to HiSIM-IGBT as shown in Fig. 6. Beyond the threshold voltage, the base current (the drain current of the MOSFET) flows, which induces the collector current. The hole injection into the floating-base region as the collector current causes the potential increase. Thus, the potential node V_{fp} introduced is connected to the current source to describe this mechanism. However, the collector current flow into the floating base is stopped, when V_{fp} becomes higher than the n-base potential V_b . This effect is described by the connected MOSFET, for which the electrodes are connected either to V_b or V_{fb} . The injected holes have no way of going out or recombining in the p-Si base.

Thus, they accumulate and increase V_{fb} . The balance between V_b and V_{fb} either continues or stops the hole injection. In HiSIM-IGBT, the base node V_b is calculated by solving the Kirchhoff law explicitly, namely, $I_c + I_b + I_e = 0$. Though the current flows from the floating base to the connected base beyond $V_{fp} > V_b$, the magnitude is negligibly small in comparison to other currents. Therefore the contribution is neglected in the Kirchhoff law.

IV. MODELING OF MOSFET MODEL

The MOSFET part in the HiSIM-IGBT is made from surface-potential-based MOSFET model. By applying the Gauss law, the total charge density induced in the substrate is derived with the Poisson equation [11, 14].

$$-Q_s = C_{ox}(V'_G - \phi_s(y))$$

$$= (2\epsilon_{si}qN_{sub}/\beta)^{0.5} [\exp\{-\beta(\phi_s(y) - V_{bs})\} + \beta(\phi_s(y) - V_{bs}) - 1 + n_{p0}/p_{p0} \{\exp(-\beta(\phi_s(y) - \phi_f(y))) - \exp(\beta(V_{bs} - \phi_f(y)))\}]^{0.5} \quad (1)$$

$$C_{ox} = \epsilon_{ox}/T_{ox} \quad (2)$$

$$V'_G = V_{gs} - V_{fb} + \Delta V_{th} \quad (3)$$

The Q_s is the bulk charge density along the channel, and $\phi_f(y)$ takes a value between zero and V_{ds} . V_{fb} is the flatband voltage, T_{ox} is the gate-oxide thickness, and ΔV_{th} is the threshold voltage shift due to the short-channel effect. ϵ_{si} and N_{sub} are the silicon permittivity and the substrate impurity concentration, respectively. The electron charge is denoted by q . The Boltzmann constant and the lattice temperature in kelvins are k and T , respectively. The inverse of the thermal voltage is written as $\beta = q/kT$. HiSIM is an industry-standard surface-potential-based MOSFET model, which solves the aforementioned equations exactly.

When considering switching operation, it is one of important elements to take gate-collector capacitance. Most of the IGBT capacitance consists of the MOSFET gate capacitance which includes the overlap parts with the n-base region at the bottom of the trench gate [15]. HiSIM-IGBT describes this trench-bottom nonlinear MOS capacitance with the surface-potential-based approach. The surface potential ϕ_s is calculated in the same manner as in the channel region. The final trench-bottom gate-overlap charge equation is written with the calculated ϕ_s as (4) under the depletion and the accumulation conditions and inversion condition (5), where $C_{ox,edge} = \epsilon_{ox}/T_{ox,edge}$.

$$Q_{g,bottom} = W_{eff} * L_{overLD} \{(2\epsilon_{si}qN_{over}/\beta)^{0.5} * (\beta(\phi_s + V_{ds}) - 1)^{0.5}\} \quad (4)$$

$$Q_{g,bottom} = W_{eff} * L_{overLD} * C_{ox,edge}(V_{gs} - V_{fb,over} - \phi_s) \quad (5)$$

Here $T_{ox,edge}$ and L_{overLD} are the oxide thickness and the oxide

length of the trench-bottom region, respectively. N_{over} and $V_{fb,over}$ are the base impurity concentration near the trench-bottom region and the flatband voltage for the overlap MOS structure, respectively.

The additional equivalent circuit shown in Fig. 7 is included in HiSIM-IGBT and implemented into a commercial SPICE simulator. A calculation result of the negative C_{gg} due to the hole injection is shown in Fig. 8 in comparison to the 2D device simulation result. It is seen that the developed model for the IEGT reproduces the 2D device simulation result well.




Figure 7. Equivalent circuit of the developed IEGT model.




Figure 8. Calculated gate capacitance with the developed IEGT model as a function of V_{ge} in comparison with 2D device simulation result.

V. SWITCHING SIMULATION RESULT

Fig. 9 shows the switching waveform simulated with the developed IEGT model including the negative C_{gg} in comparison to measurement data. The circuit shown in Fig. 2a is considered, handling only one phase of a three-phase motor control circuit. It is seen that the measured soft switching behavior observed in the collector current I_c is well reproduced.




Figure 9. Calculated switching turn-on waveform with developed IEGT model..

VI. CONCLUSIONS

We have developed a compact model for the negative gate capacitance observed in the IEGT structure based on the hole injection into the floating base. This model has been implemented in a circuit simulator and verified to be accurate. The characteristic switching waveform seen for the IEGT structure has also been accurately reproduced in the circuit simulation.

ACKNOWLEDGMENT

The authors would like to thank Shuji Agatsuma, Hiromitsu Tanabe and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with the measurements.

REFERENCES

- [1] A. Nakagawa, Y. Yamaguchi, K. Watanabe, and H. Ohashi: IEEE Trans. Electron Devices 34 (1987) 351. J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68–73.
- [2] M. Hirose, K. Hamada, K. Shizuku, M. Miyake, M. Miura-Mattausch, H. J. Mattausch, and U. Feldmann, "Development of the HiSIM-IGBT model for EV/HV electric circuit simulation," presented at Proc. EVTeC, Yokohama, Japan, Mat 2011, 2011-39-7251
- [3] M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa: IEDM, Tech. Dig. 1993, P. 679.
- [4] M. Yamaguchi, I. Ohmura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, and T. Ogura: Proc. ISPSD, 2004, P. 115.
- [5] A. R. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," IEEE Trans. Power Electron. 9 (1994) 532.
- [6] P. R. Palmer, E. Santi, J. L. Hudgins, X. Kang, J. C. Joyce, and P. Y. Eng, "Circuit simulator models for the diode and IGBT with full temperature dependent features," IEEE Trans. Power Electron., vol. 18, no. 5, pp. 1220–1229, Sep. 2003.
- [7] R. Chibante, A. Araujo, and A. Carvalho, "Finite-element modeling and optimization-based parameter extraction algorithm for NPT-IGBTs," IEEE Trans. Power Electron., vol. 24, no. 5, pp. 1417–1427, May 2009.
- [8] M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Kojima, T. Shoji, and Y. Nishibe, "A consistently potential distribution oriented compact IGBT model," IEEE Annu. Power Electronics Specialist Conf., 2008, P. 998.

- [9] M. Miyake, M. Ueno, J. Nakashima, H. Masuoka, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch, T. Ogawa, and T. Ueta, "Temperature dependence of switching performance in IGBT circuits and its compact modeling," *Proc. 23rd ISPSD*, 2011, p. 148.
- [10] M. Miyake, D. Navarro, U. Feldmann, H. J. Mattausch, T. Kojima, T. Ogawa and T. Ueta: *IEEE Trans. Electron Devices* 60 (2013) 571.
- [11] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM2: Advanced MOSFET model valid for RF circuit simulation." *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1994–2007, Sep. 2006.
- [12] I. Omura, W. Fichtner, and H. Ohashi: *IEEE Trans. Electron Devices* 46 (1999) 237.
- [13] I. Omura, T. Domon, T. Miyanagi, T. Ogura, and H. Ohashi, *Proc. ISPSD, 2000*, 00CH37094C
- [14] H. C. Pao and C. T. Sah, "Effects of diffusion current on characteristics of metal–oxide (insulator)–semiconductor transistors," *Solid State Electron.*, vol. 9, no. 10, pp. 927–937, Oct. 1966.
- [15] S. Machida, T. Sugiyama, M. Ishiko, S. Yasuda, J. Saito, and K. Hamada, "Investigation of correlation between device structures and switching losses of IGBTs," in *Proc. 21st ISPSD*, Barcelona, Spain, Jun. 2009, pp. 136–139.

Role of Carrier Response Delay on Switching Performance of Injection-Enhanced IGBT

Takao Yamamoto¹, Masataka Miyake², Hisato Kato¹, Uwe Feldmann², Hans Jürgen Mattausch², and Mitiko Miura-Mattausch²

¹ DENSO CORPORATION, 1-1 Showa-cho, Kariya-shi, Aichi 448-8661, Japan
 Phone: +81-566-63-1925 E-mail: takao_o_yamamoto@denso.co.jp
² Graduate School of Advanced Sciences of Matter, Hiroshima University
 1-3-1 Kagamiyama Higashi-Hiroshima, Hiroshima 739-8530, Japan

Abstract

The Injection-Enhanced Insulated-Gate-Bipolar Transistor was invented to reduce the on-state voltage. We have successfully developed a compact model describing the hole accumulation in the floating-base region, which causes the negative gate capacitance, the origin of the reduction. This investigation reports that the hole response delay, suppressing the negative capacitance, plays an important role on switching performance for real circuits.

1. Introduction

The Injection-Enhanced Insulated-Gate-Bipolar Transistor (IEGT) structure has been developed in order to reduce the on-state voltage and achieving a smooth switching waveform (soft switching) [1] in comparison to the conventional Insulated-Gate-Bipolar transistor (IGBT). The difference of the two structures is either symmetrical or asymmetrical as depicted in Fig. 1, where one side of the p-base region of IEGT is disconnected and floating.

IEGT has been utilized for applications where reduced voltage overshoot is required. However, the smoothed waveform causes large switching loss. To optimize the trade-off between the low overshoot and the low energy-loss at the same time, accurate circuit simulations valid for investigating the switching performance of IEGT is inevitable.

We have developed the compact model HiSIM-IEGT [2] based on the conventional IGBT model HiSIM-IGBT [3,4]. The main development is modeling the hole accumulation in the floating base. For the purpose we have introduced the potential node V_{fp} (see Fig. 1), which is solved together with other nodes under the Kirchhoff law.




Fig. 1. (a) The symmetrical IGBT structure, and (b) the asymmetrical IEGT structure.

With use of the developed HiSIM-IEGT we investigate here the switching performance of IEGT in comparison to measurements.

2. Measured Switching Response of Floating Base

Fig. 2 (a) shows a switching circuit studied, and Fig. 2 (b) compares measured results to those of simulation with HiSIM-IGBT no inclusion of the hole accumulation effect in the floating base region. It is observed that the measured waveform of the collector current I_c is not as steep as that of IGBT, and thus softer switching behavior is realized.




Fig. 2. (a) Studied basic circuit with inductive element values, (b) measured transient characteristics in comparison to simulation results with HiSIM-IGBT without considering the hole accumulation.

Fig. 3 depicts the gate oxide capacitance C_{gg} and the floating-base potential V_{fp} simulated with a 2D device simulator [5]. It can be seen that the large negative C_{gg} of the floating base induced at the floating base contact is the specific feature of IEGT [6, 7], and has been modeled in HiSIM-IEGT successfully [2] (see Fig. 5).




Fig. 3. 2D device simulation results of C_{gg} at $V_{ce}=600V$, $freq=0.001Hz$ as a function of V_{ge} (a) for IGBT and (b) for IEGT. The floating-base potential V_{fp} is also depicted together.

3. Floating-Base Effect Model and Calculation Result

The floating-base effect is modeled by considering an n-MOS capacitor in addition to HiSIM-IGBT as shown in Fig. 4. The base node V_b as well as V_{fp} are calculated by solving the Kirchhoff law explicitly, namely, $I_c + I_b + I_c = 0$ [3,4] The additional equivalent circuit shown in Fig.4 is included in the conventional HiSIM-IGBT and tested with a SPICE simulator. The negative C_{gg} is much larger than the positive C_{gg} as can be seen in Fig.5. The total C_{gg} is dominated by the negative C_{gg} between 7V and 8V, when the hole accumulation occurs. An important task is to calculate the negative C_{gg} accurately.




Fig. 4. Equivalent circuit of the developed IEGT model.




Fig. 5. Calculated gate capacitance with the HiSIM-IEGT model and TCAD simulation result.

Fig. 6 shows the switching waveform simulated with the developed IEGT model including the floating-base effect in comparison to measurement data. The circuit shown in Fig. 2(a) is investigated. It is seen that the measured soft switching behavior observed in the collector current I_c is accurately reproduced. Furthermore, the collector voltage V_{ce} is also well reproduced with change of I_c waveform. However, it has to be noticed that the negative C_{gg} predicted by 2D-device simulations is too large to reproduce the measured wave form (see Fig. 3(b)).




Fig. 6. Comparison of calculated switching turn-on waveform with measured results (a) I_c waveform and (b) V_{ce} waveform.

4. Discussion

Fig. 7 (a) shows frequency dependence of the total C_{gg} as a function of V_{ge} . It is seen that the negative C_{gg} is reduced at high frequency. Fig. 7 (b) shows frequency dependence of the minimum value of the total C_{gg} . The rapid reduction of the negative C_{gg} is observed beyond 1kHz. This frequency dependence of C_{gg} is attributed to the carrier transit delay, causing the device response delay to the switching speed. If the switching is faster than the carrier movement, reduction of C_{gg} is observed due suppressed amount of hole gathered. We have extracted the accumulated hole density of only about a few percents of the total expected hole density. This extracted drastically reduced accumulated hole density is exactly due to the carrier response delay.




Fig. 7. 2D device simulation result. (a) The V_{ge} voltage dependence of total C_{gg} at $V_{ce}=600V$. (b) Frequency dependence of the minimum value of total C_{gg} at $V_{ce}=600V$.

5. Conclusions

A new HiSIM-IEBT model has been developed, which consider the floating-base effect. This model has been implemented in a circuit simulator and verified to be accurate. The characteristics switching waveform seen for the IEGT structure has also been accurately reproduced in the circuit simulation. It becomes clear that the negative capacitance has frequency dependent.

Acknowledgements

The authors would like to thank Shuji Agatsuma, Hiromitsu Tanabe and Mikimasa Suzuki for their useful discussions, and Ryotaro Miura for his help with measurements.

References

- [1] M. Kitagawa et al., Tech. Dig. IEDM'93, pp.679-682,1993.
- [2] T. Yamamoto et al., Jpn. J. Appl. Phys. **52** (2013) 04CP07.
- [3] M. Miyake et al., IEEE Annual Power Electronics Specialist Conf., (2008) pp.998.
- [4] M. Miyake et al., IEEE Trans. Electron Devices **60** (2013) 571.
- [5] Synopsys, TCAD Release 2010.12.
- [6] I. Omura et al., IEEE Trans. Electron Devices, vol.46, pp.237, 1999.
- [7] I. Omura et al., ISPSD 2000, 00CH37094C